Extended Matrix Region Selection Code: An ECC for adjacent Multiple Cell Upset in memory arrays

Abstract With the widespread of electronics nowadays, Single Event Effects (SEEs) have become a significant concern, not only for critical applications like aerospace and military but also for the automotive industry and medical instruments, where reliability is always at a premium. This concern is notable in environments containing ElectroMagnetic (EM) and ionizing radiations, whose interactions with the matter may change the state of memory elements and thus, degrading system reliability. Technology scaling down increases the probability that the strike of a charged particle or a power bus fluctuation due to conducted EM interference affects more than one cell; therefore, resulting in a Multiple Cell Upset (MCU). Single Error Correction–Double Error Detection (SEC-DED) codes are among the most applied techniques to provide reliability to memory systems. However, standard implementations of SEC-DED codes are not suitable anymore to provide information reliability because they cannot satisfactorily handle a considerable number of bit-flips per coded word, i.e., MCU occurrence. In this context, this paper proposes the extended Matrix Region Selection Code (eMRSC), an improved version of MRSC, which extends the original 16-bit code previously published to a new MRSC version of 32 data bits. Additionally, it is proposed a new scheme of data matrix regions for reducing the number of generated redundant bits. The proposed codes were compared to well-known codes, presenting outperforms in all experiments. The synthesis analysis showed that the proposed codes are not only reliable, but they also result in low implementation cost (i.e., low area, coding/decoding delay and power overheads).

[1]  E. Ibe,et al.  Impact of Scaling on Neutron-Induced Soft Error in SRAMs From a 250 nm to a 22 nm Design Rule , 2010, IEEE Transactions on Electron Devices.

[2]  Michael Nicolaidis,et al.  Soft Errors in Modern Electronic Systems , 2010 .

[3]  P. Hazucha,et al.  Impact of CMOS technology scaling on the atmospheric neutron soft error rate , 2000 .

[4]  P. Vinod,et al.  Multiple bit error correction for high data rate aerospace applications , 2013, 2013 IEEE CONFERENCE ON INFORMATION AND COMMUNICATION TECHNOLOGIES.

[5]  Dhiraj K. Pradhan,et al.  Matrix Codes: Multiple Bit Upsets Tolerant Method for SRAM Memories , 2007, 22nd IEEE International Symposium on Defect and Fault-Tolerance in VLSI Systems (DFT 2007).

[6]  Pedro Reviriego,et al.  Efficient Implementations of 4-Bit Burst Error Correction for Memories , 2018, IEEE Transactions on Circuits and Systems II: Express Briefs.

[7]  P Reviriego,et al.  Improving Memory Reliability Against Soft Errors Using Block Parity , 2011, IEEE Transactions on Nuclear Science.

[8]  Michael Gössel,et al.  A new 3-bit burst-error correcting code , 2017, 2017 IEEE 23rd International Symposium on On-Line Testing and Robust System Design (IOLTS).

[9]  P.A. Ferreyra,et al.  Failure map functions and accelerated mean time to failure tests: new approaches for improving the reliability estimation in systems exposed to single event upsets , 2005, IEEE Transactions on Nuclear Science.

[10]  Edwin Weiss,et al.  Generalized Reed-Muller Codes , 1962, Inf. Control..

[11]  Shi-Jie Wen,et al.  Minimizing Soft Errors in TCAM Devices: A Probabilistic Approach to Determining Scrubbing Intervals , 2010, IEEE Transactions on Circuits and Systems I: Regular Papers.

[12]  Shanshan Liu,et al.  Extend orthogonal Latin square codes for 32-bit data protection in memory applications , 2016, Microelectron. Reliab..

[13]  Mehdi Baradaran Tahoori,et al.  Protecting SRAM-based FPGAs against multiple bit upsets using erasure codes , 2014, 2014 51st ACM/EDAC/IEEE Design Automation Conference (DAC).

[14]  H. Puchner,et al.  Investigation of multi-bit upsets in a 150 nm technology SRAM device , 2005, IEEE Transactions on Nuclear Science.

[15]  Fabian Vargas,et al.  An efficient, low-cost ECC approach for critical-application memories , 2017, 2017 30th Symposium on Integrated Circuits and Systems Design (SBCCI).

[16]  Qiang Zhao,et al.  Enhanced Memory Reliability Against Multiple Cell Upsets Using Decimal Matrix Code , 2014, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[17]  Michael Mascagni,et al.  The Impact of Soft Error Event Topography on the Reliability of Computer Memories , 2017, IEEE Transactions on Reliability.

[18]  Michael Nicolaidis,et al.  SEU-tolerant SRAM design based on current monitoring , 1994, Proceedings of IEEE 24th International Symposium on Fault- Tolerant Computing.

[19]  Jing Guo,et al.  Efficient Implementations of Multiple Bit Burst Error Correction for Memories , 2018, 2018 14th IEEE International Conference on Solid-State and Integrated Circuit Technology (ICSICT).

[20]  Sanghyeon Baeg,et al.  SRAM Interleaving Distance Selection With a Soft Error Failure Model , 2009, IEEE Transactions on Nuclear Science.

[21]  Y. Tosaka,et al.  Geometric effect of multiple-bit soft errors induced by cosmic ray neutrons on DRAM's , 2000, IEEE Electron Device Letters.

[22]  Valentin Gherman,et al.  Programmable extended SEC-DED codes for memory errors , 2011, 29th VLSI Test Symposium.

[23]  Fabian Vargas,et al.  An Extensible Code for Correcting Multiple Cell Upset in Memory Arrays , 2018, J. Electron. Test..

[24]  L. Carro,et al.  Analyzing area and performance penalty of protecting different digital modules with Hamming code and triple modular redundancy , 2002, Proceedings. 15th Symposium on Integrated Circuits and Systems Design.

[25]  D. C. Bossen,et al.  Orthogonal latin square codes , 1970 .