Enhanced Functional Fault Model for Micro Operation Faults
暂无分享,去创建一个
[1] Chien-In Henry Chen. Behavioral test generation/fault simulation , 2003 .
[2] Fabrizio Ferrandi,et al. Implicit test generation for behavioral VHDL models , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).
[3] Michael H. Schulz,et al. A hierarchical test pattern generation system based on high-level primitives , 1992, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[4] Raimund Ubar,et al. ENHANCING HIERARCHICAL ATPG WITH A FUNCTIONAL FAULT MODEL FOR MULTIPLEXERS , 2004 .
[5] Masahiro Fujita,et al. Automatic test pattern generation for functional register-transferlevel circuits using assignment decision diagrams , 2001, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[6] Janak H. Patel,et al. Hierarchical test generation under architectural level functional constraints , 1996, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[7] Kwang-Ting Cheng,et al. A functional fault model for sequential machines , 1992, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[8] I. Pomeranz,et al. A Functional Fault Model with Implicit Fault Effect Propagation Requirements , 2006, 2006 15th Asian Test Symposium.