Enhanced Functional Fault Model for Micro Operation Faults

Sequential test generation becomes very time consuming when the circuit-under-test has many hard-to-test faults. This happens in cyclic sequential circuit. Design-for-testability method is applied on such circuit in order to speed up test generation time. However, this introduces huge area overhead. Alternatively, functional test generation is used to generate test sequences. In this option, stuck-at fault model alone is not sufficient. Functional test generation works based on functional fault model. Several functional fault models have been introduced and few of them have been shown to have high correlation with stuck-at fault model through experiment. However, not all the stuck-at faults are considered in the experiment. One of the fault categories which were out of consideration is stuck-at faults in the arithmetic modules. This is because there is no functional fault model correlating well with stuck-at faults in the arithmetic modules. In this work, we refine the functional fault model for arithmetic operations and show the superiority of our extended functional fault model to other functional fault model theoretically and experimentally. Keywords— functional fault model, fault coverage, arithmetic operations.

[1]  Chien-In Henry Chen Behavioral test generation/fault simulation , 2003 .

[2]  Fabrizio Ferrandi,et al.  Implicit test generation for behavioral VHDL models , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).

[3]  Michael H. Schulz,et al.  A hierarchical test pattern generation system based on high-level primitives , 1992, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[4]  Raimund Ubar,et al.  ENHANCING HIERARCHICAL ATPG WITH A FUNCTIONAL FAULT MODEL FOR MULTIPLEXERS , 2004 .

[5]  Masahiro Fujita,et al.  Automatic test pattern generation for functional register-transferlevel circuits using assignment decision diagrams , 2001, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[6]  Janak H. Patel,et al.  Hierarchical test generation under architectural level functional constraints , 1996, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[7]  Kwang-Ting Cheng,et al.  A functional fault model for sequential machines , 1992, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[8]  I. Pomeranz,et al.  A Functional Fault Model with Implicit Fault Effect Propagation Requirements , 2006, 2006 15th Asian Test Symposium.