Optimal supply voltage selection through a multiobjective design strategy

Power consumption has become an increasingly important VLSI parameter primarily due to increased clock frequencies and integration. The advent of system-on-chip design, utilising ULSI scales of integration, increases the requirement for high-level CAD tools capable of power reduction. This paper presents a stochastic, multiobjective CAD tool that synthesises low-voltage signal-processing systems. The multiobjective nature of the tool enables a range of low-voltage systems to be synthesised, permitting the selection of the system that best meets the global requirements of the system-on-chip. Results are presented which illustrate the design information created for typical signal processing algorithms.

[1]  O. Bentz,et al.  A Dynamic Design Estimation And Exploration Environment , 1997, Proceedings of the 34th Design Automation Conference.

[2]  Robert W. Brodersen,et al.  High-efficiency low-voltage dc-dc conversion for portable applications , 1994 .

[3]  Tughrul Arslan,et al.  Supply Voltage Reduction Through High-Level Design Techniques , 1998 .

[4]  Jan M. Rabaey,et al.  Design guidance in the power dimension , 1995, 1995 International Conference on Acoustics, Speech, and Signal Processing.

[5]  D. H. Horrocks,et al.  Overview and design directions for low-power circuits and architectures for digital signal processing , 1995 .

[6]  Anantha P. Chandrakasan,et al.  Minimizing power consumption in digital CMOS circuits , 1995, Proc. IEEE.

[7]  Sharad Malik,et al.  A Survey of Optimization Techniques Targeting Low Power VLSI Circuits , 1995, 32nd Design Automation Conference.

[8]  D. E. Goldberg,et al.  Genetic Algorithms in Search , 1989 .

[9]  Miodrag Potkonjak,et al.  A methodology for guided behavioral-level optimization , 1998, Proceedings 1998 Design and Automation Conference. 35th DAC. (Cat. No.98CH36175).

[10]  Tughrul Arslan,et al.  Transformational-based synthesis of VLSI based DSP systems for low power using a genetic algorithm , 1998, ISCAS '98. Proceedings of the 1998 IEEE International Symposium on Circuits and Systems (Cat. No.98CH36187).

[11]  Michael Keating,et al.  Reuse Methodology Manual , 1999 .

[12]  Tadahiro Kuroda,et al.  Low power CMOS digital design for multimedia processors , 1999, ICVC '99. 6th International Conference on VLSI and CAD (Cat. No.99EX361).

[13]  Toshinori Sato,et al.  Power and performance simulator: ESP and its application for 100 MIPS/W class RISC design , 1994, Proceedings of 1994 IEEE Symposium on Low Power Electronics.

[14]  Ching-Te Chuang,et al.  A D&T Roundtable: Challenges for Low-Power and High-Performance Chips , 1998, IEEE Des. Test Comput..

[15]  Robert W. Brodersen,et al.  A low-voltage CMOS DC-DC converter for a portable battery-operated system , 1994, Proceedings of 1994 Power Electronics Specialist Conference - PESC'94.

[16]  Massoud Pedram,et al.  Power conscious CAD tools and methodologies: a perspective , 1995, Proc. IEEE.

[17]  Miodrag Potkonjak,et al.  Optimizing power using transformations , 1995, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..