A multichip module design process for notebook computers

A packaging system design process for multichip modules (MCMs) is presented. The performance factors, cost factors, alternative packaging technologies, and packaging alternatives for daughter cards are discussed. The process is illustrated by applying to the design of a 80386SL chip that contains a 32-b integer central processing unit (CPU), memory management, bus control, and buffering, and a 82360SL companion chip that contains control functions for the system, I/O, peripherals, power management, and a majority of the glue logic required by the system.<<ETX>>