A Low Power Pipelined ADC Using Capacitor and Opamp Sharing Technique With a Scheme to Cancel the Effect of Signal Dependent Kickback

A new capacitor and opamp sharing technique that enables a very efficient low-power pipeline ADC design is proposed. A new method to cancel the effect of signal-dependent kick-back or memory effect in capacitors in the absence of a sample and hold is also presented. Fabricated in a 0.18 ¿m CMOS process, the prototype 11-bit pipelined ADC occupies 2.2 mm2 of active die area and achieves 66.7 dB SFDR and 53.2 dB SNDR when a 1 MHz input signal is digitized at 80 MS/s. The SFDR and SNDR are unchanged for a 50 MHz input signal. The prototype ADC consumes 36 mW at 1.8 V supply, of which the analog portion consumes 24 mW.

[1]  Stephen H. Lewis,et al.  A 10-b 20-Msample/s analog-to-digital converter , 1992 .

[2]  G. Geelen,et al.  A fast-settling CMOS op amp for SC circuits with 90-dB DC gain , 1990 .

[3]  B. Murmann,et al.  A 12 b 75 MS/s pipelined ADC using open-loop residue amplification , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..

[4]  Hae-Seung Lee,et al.  A high-swing CMOS telescopic operational amplifier , 1998 .

[5]  Stephen H. Lewis,et al.  Digital background calibration for memory effects in pipelined analog-to-digital converters , 2006, IEEE Transactions on Circuits and Systems I: Regular Papers.

[6]  Kwang Young Kim,et al.  A 10-b, 100-MS/s CMOS A/D converter , 1997 .

[7]  Stephen H. Lewis,et al.  A 250-mW, 8-b, 52-Msamples/s parallel-pipelined A/D converter with reduced number of amplifiers , 1997, IEEE J. Solid State Circuits.

[8]  P. R. Gray,et al.  A 1.5-V, 10-bit, 14.3-MS/s CMOS pipeline analog-to-digital converter , 1999, IEEE J. Solid State Circuits.

[9]  S.Q. Malik,et al.  Simultaneous capacitor sharing and scaling for reduced power in pipeline ADCs , 2005, 48th Midwest Symposium on Circuits and Systems, 2005..

[10]  I. Mehr,et al.  A 55-mW, 10-bit, 40-Msample/s Nyquist-rate CMOS ADC , 1999, IEEE Journal of Solid-State Circuits.

[11]  Shoji Kawahito,et al.  A 10-b 30-MS/s low-power pipelined CMOS A/D converter using a pseudodifferential architecture , 2003, IEEE J. Solid State Circuits.

[12]  Jonathan W. Valvano,et al.  A 14-b 100-MS/s Pipelined ADC With a Merged SHA and First MDAC , 2008, IEEE Journal of Solid-State Circuits.

[13]  F. Tsay,et al.  A 10 b 100 MSample/s CMOS pipelined ADC with 1.8 V power supply , 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177).

[14]  Un-Ku Moon,et al.  A 1.8V 36-mW 11-bit 80MS/s pipelined ADC using capacitor and opamp sharing , 2007, 2007 IEEE Asian Solid-State Circuits Conference.

[15]  D. G. Nairn.  A 10-bit, 3 V, 100 MS/s pipelined ADC , 2000, Proceedings of the IEEE 2000 Custom Integrated Circuits Conference (Cat. No.00CH37044).

[16]  Jonathan W. Valvano,et al.  A 14b 100MS/s Pipelined ADC with a Merged Active S/H and First MDAC , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[17]  Paul R. Gray,et al.  A power optimized 13-b 5 Msamples/s pipelined analog-to-digital converter in 1.2 /spl mu/m CMOS , 1996 .

[18]  Jipeng Li,et al.  A 1.8-V 67-mW 10-bit 100-MS/s pipelined ADC using time-shifted CDS technique , 2004 .

[19]  Byung-Moo Min,et al.  A 69-mW 10-bit 80-MSample/s Pipelined CMOS ADC , 2003, IEEE J. Solid State Circuits.

[20]  L. Singer,et al.  A 3 V 340 mW 14 b 75 MSPS CMOS ADC with 85 dB SFDR at Nyquist , 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177).

[21]  F. Kuttner,et al.  A 14b 100MS/s digitally self-calibrated pipelined ADC in 0.13/spl mu/m CMOS , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.

[22]  Ho-Jin Park,et al.  A 10b 150MS/s 123mW 0.18μm CMOS pipelined ADC , 2003 .