A sub-threshold 10T FinFET SRAM cell design for low-power applications

[1]  S. Birla,et al.  Design and investigation of stability‐ and power‐improved 11T SRAM cell for low‐power devices , 2022, Int. J. Circuit Theory Appl..

[2]  M. Gholipour,et al.  Improved read/write assist mechanism for 10‐transistor static random access memory cell , 2022, Int. J. Circuit Theory Appl..

[3]  M. Gholipour,et al.  A Reliable Low Standby Power 10T SRAM Cell With Expanded Static Noise Margins , 2022, IEEE Transactions on Circuits and Systems I: Regular Papers.

[4]  M. Gholipour,et al.  Ultra-low-power and stable 10-nm FinFET 10T sub-threshold SRAM , 2022, Microelectron. J..

[5]  R. Paily,et al.  Half‐selection disturbance free 8T low leakage SRAM cell , 2022, Int. J. Circuit Theory Appl..

[6]  M. Gholipour,et al.  A Schmitt-Trigger-Based Low-Voltage 11 T SRAM Cell for Low-Leakage in 7-nm FinFET Technology , 2022, Circuits, Systems, and Signal Processing.

[7]  M. Gholipour,et al.  A low‐leakage single‐bitline 9T SRAM cell with read‐disturbance removal and high writability for low‐power biomedical applications , 2022, Int. J. Circuit Theory Appl..

[8]  Ebrahim Abiri,et al.  A robust and write bit-line free sub-threshold 12T-SRAM for ultra low power applications in 14 nm FinFET technology , 2021, Microelectron. J..

[9]  Seong-Ook Jung,et al.  One-Sided Schmitt-Trigger-Based 9T SRAM Cell for Near-Threshold Operation , 2020, IEEE Transactions on Circuits and Systems I: Regular Papers.

[10]  Rohit Lorenzo,et al.  Single bit-line 11T SRAM cell for low power and improved stability , 2020, IET Comput. Digit. Tech..

[11]  Santosh Kumar Vishvakarma,et al.  An improved read-assist energy efficient single ended P-P-N based 10T SRAM cell for wireless sensor network , 2019, Microelectron. J..

[12]  Xin Si,et al.  A Half-Select Disturb-Free 11T SRAM Cell With Built-In Write/Read-Assist Scheme for Ultralow-Voltage Operations , 2019, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[13]  Benton H. Calhoun,et al.  Low-Power Near-Threshold 10T SRAM Bit Cells With Enhanced Data-Independent Read Port Leakage for Array Augmentation in 32-nm CMOS , 2019, IEEE Transactions on Circuits and Systems I: Regular Papers.

[14]  Shaahin Hessabi,et al.  A low-power single-ended SRAM in FinFET technology , 2019, AEU - International Journal of Electronics and Communications.

[15]  S. Chouhan,et al.  A robust, ultra low-power, data-dependent-power-supplied 11T SRAM cell with expanded read/write stabilities for internet-of-things applications , 2018, Analog Integrated Circuits and Signal Processing.

[16]  Manoj Sachdev,et al.  A 290-mV, 3.34-MHz, 6T SRAM With pMOS Access Transistors and Boosted Wordline in 65-nm CMOS Technology , 2018, IEEE Journal of Solid-State Circuits.

[17]  Shaahin Hessabi,et al.  A robust and low-power near-threshold SRAM in 10-nm FinFET technology , 2018 .

[18]  Nikhil Kothari,et al.  A near-threshold 10T differential SRAM cell with high read and write margins for tri-gated FinFET technology , 2017, Integr..

[19]  Behzad Zeinali,et al.  Low‐leakage sub‐threshold 9 T‐SRAM cell in 14‐nm FinFET technology , 2017, Int. J. Circuit Theory Appl..

[20]  Hanwool Jeong,et al.  Power-Gated 9T SRAM Cell for Low-Energy Operation , 2017, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[21]  Hidehiro Fujiwara,et al.  A 64-Kb 0.37V 28nm 10T-SRAM with mixed-Vth read-port and boosted WL scheme for IoT applications , 2016, 2016 IEEE Asian Solid-State Circuits Conference (A-SSCC).

[22]  Somayeh Timarchi,et al.  An Ultra-Low-Power 9T SRAM Cell Based on Threshold Voltage Techniques , 2016, Circuits Syst. Signal Process..

[23]  Mohd. Hasan,et al.  Single-Ended Schmitt-Trigger-Based Robust Low-Power SRAM Cell , 2016, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[24]  A. Senthil Kumar,et al.  A 22 nm FinFET based 6T-SRAM cell design with scaled supply voltage for increased read access time , 2015 .

[25]  Behzad Ebrahimi,et al.  A near-threshold 7T SRAM cell with high write and read margins and low write time for sub-20 nm FinFET technologies , 2015, Integr..

[26]  Jun Zhou,et al.  SRAM devices and circuits optimization toward energy efficiency in multi-Vth CMOS , 2015, Microelectron. J..

[27]  Ming-Hsien Tu,et al.  40 nm Bit-Interleaving 12T Subthreshold SRAM With Data-Aware Write-Assist , 2014, IEEE Transactions on Circuits and Systems I: Regular Papers.

[28]  Volkan Kursun,et al.  A novel 6T SRAM cell with asymmetrically gate underlap engineered FinFETs for enhanced read data stability and write ability , 2013, International Symposium on Quality Electronic Design (ISQED).

[29]  Chien-Yu Lu,et al.  A Single-Ended Disturb-Free 9T Subthreshold SRAM With Cross-Point Data-Aware Write Word-Line Structure, Negative Bit-Line, and Adaptive Read Operation Timing Tracing , 2012, IEEE Journal of Solid-State Circuits.

[30]  Kaushik Roy,et al.  Ultralow-Voltage Process-Variation-Tolerant Schmitt-Trigger-Based SRAM Design , 2012, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[31]  Mohd. Hasan,et al.  A technique to mitigate impact of process, voltage and temperature variations on design metrics of SRAM Cell , 2012, Microelectron. Reliab..

[32]  M. Hasan,et al.  Leakage Characterization of 10T SRAM Cell , 2012, IEEE Transactions on Electron Devices.

[33]  Anna W. Topol,et al.  Stable SRAM cell design for the 32 nm node and beyond , 2005, Digest of Technical Papers. 2005 Symposium on VLSI Technology, 2005..

[34]  Ashish Sachdeva,et al.  Design of multi-cell upset immune single-end SRAM for low power applications , 2021 .

[35]  Mohd. Hasan,et al.  Pseudo differential multi-cell upset immune robust SRAM cell for ultra-low power applications , 2018 .