Reconfiguration Strategies for Online Hardware Multitasking in Embedded Systems

An intensive use of reconfigurable hardware is expected in future embedded systems. This means that the system has to decide which tasks are more suitable for hardware execution. In order to make an efficient use of the FPGA it is convenient to choose one that allows hardware multitasking, which is implemented by using partial dynamic reconfiguration. One of the challenges for hardware multitasking in embedded systems is the online management of the only reconfiguration port of present FPGA devices. This paper presents different online reconfiguration scheduling strategies which assign the reconfiguration interface resource using different criteria: workload distribution or task deadline. The online scheduling strategies presented take efficient and fast decisions based on the information available at each moment. Experiments have been made in order to analyze the performance and convenience of these reconfiguration strategies.

[1]  Majid Sarrafzadeh,et al.  Fast Template Placement for Reconfigurable Computing Systems , 2000, IEEE Des. Test Comput..

[2]  Stamatis Vassiliadis,et al.  Future Directions of (Programmable and Reconfigurable) Embedded Processors , 2004 .

[3]  Marco D. Santambrogio,et al.  Task Scheduling with Configuration Prefetching and Anti-Fragmentation techniques on Dynamically Reconfigurable Systems , 2008, 2008 Design, Automation and Test in Europe.

[4]  Marco Platzner,et al.  Operating systems for reconfigurable embedded platforms: online scheduling of real-time tasks , 2004, IEEE Transactions on Computers.

[5]  Diederik Verkest,et al.  A reconfigurable manager for dynamically reconfigurable hardware , 2005, IEEE Design & Test of Computers.

[6]  Jürgen Teich,et al.  The Erlangen Slot Machine: A Dynamically Reconfigurable FPGA-based Computer , 2007, J. VLSI Signal Process..

[7]  Ali Ahmadinia.  Optimal Free-Space Management and Routing-Conscious Dynamic Placement for Reconfigurable Devices , 2007, IEEE Transactions on Computers.

[8]  Oliver Diessel,et al.  On Dynamic Task Scheduling for EPGA-Based Systems , 2001, Int. J. Found. Comput. Sci..

[9]  M. Gotz,et al.  Deterministic Mechanism for Run-time Reconfiguration Activities in an RTOS , 2006, 2006 4th IEEE International Conference on Industrial Informatics.

[10]  Jeff Mason,et al.  Invited Paper: Enhanced Architectures, Design Methodologies and CAD Tools for Dynamic Reconfiguration of Xilinx FPGAs , 2006, 2006 International Conference on Field Programmable Logic and Applications.

[11]  Hortensia Mecha,et al.  Constant complexity scheduling for hardware multitasking in two dimensional reconfigurable field-programmable gate arrays , 2008, IET Comput. Digit. Tech..

[12]  Ranga Vemuri,et al.  An efficient algorithm for finding empty space for online FPGA placement , 2004, Proceedings. 41st Design Automation Conference, 2004..

[13]  Hortensia Mecha,et al.  Synthesis of relocatable tasks and implementation of a task communication bus in a general purpose Hw system , 2008, ERSA.

[14]  Jürgen Teich,et al.  Heuristics for scheduling reconfigurable devices with consideration of reconfiguration overheads , 2008, 2008 IEEE International Symposium on Parallel and Distributed Processing.