A survey of digital circuit testing in the light of machine learning

The insistent trend in today's nanoscale technology, to keep abreast of the Moore's law, has been continually opening up newer challenges to circuit designers. With rapid downscaling of integration, the intricacies involved in the manufacturing process have escalated significantly. Concomitantly, the nature of defects in silicon chips has become more complex and unpredictable, adding further difficulty in circuit testing and diagnosis. The volume of test data has surged and the parameters that govern testing of integrated circuits have increased not only in dimension but also in the complexity of their correlation. Evidently, the current scenario serves as a pertinent platform to explore new test solutions based on machine learning. In this survey, we look at various recent advances in this evolving domain in the context of digital logic testing and diagnosis.

[1]  Haralampos-G. D. Stratigopoulos,et al.  Machine learning applications in IC testing , 2018, 2018 IEEE 23rd European Test Symposium (ETS).

[2]  Sudhakar M. Reddy,et al.  Convolutional compaction of test responses , 2003, International Test Conference, 2003. Proceedings. ITC 2003..

[3]  Pedro M. Domingos.  A few useful things to know about machine learning , 2012, Commun. ACM.

[4]  Mouna Karmani,et al.  Design and test challenges in Nano-scale analog and mixed CMOS technology , 2011 .

[5]  Fangming Ye,et al.  Board-Level Functional Fault Diagnosis Using Artificial Neural Networks, Support-Vector Machines, and Weighted-Majority Voting , 2013, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[6]  Serge Demidenko,et al.  Automatic Defect Cluster Extraction for Semiconductor Wafers , 2010, 2010 IEEE Instrumentation & Measurement Technology Conference Proceedings.

[7]  L. H. Goldstein,et al.  SCOAP: Sandia Controllability/Observability Analysis Program , 1988, 17th Design Automation Conference.

[8]  Irith Pomeranz,et al.  On output response compression in the presence of unknown output values , 2002, DAC '02.

[9]  Wojciech Maly,et al.  Extraction of Defect Density and Size Distributions from Wafer Sort Test Results , 2006, Proceedings of the Design Automation & Test in Europe Conference.

[10]  Miriam A. M. Capretz,et al.  Machine Learning With Big Data: Challenges and Approaches , 2017, IEEE Access.

[11]  Pietro Babighian,et al.  Systematic defect detection methodology for volume diagnosis: A data mining perspective , 2017, 2017 IEEE International Test Conference (ITC).

[12]  ChakrabartyKrishnendu,et al.  Board-Level Functional Fault Diagnosis Using Multikernel Support Vector Machines and Incremental Learning , 2014 .

[13]  Pascal Vincent,et al.  Representation Learning: A Review and New Perspectives , 2012, IEEE Transactions on Pattern Analysis and Machine Intelligence.

[14]  Wu-Tung Cheng,et al.  Survey of Scan Chain Diagnosis , 2008, IEEE Design & Test of Computers.

[15]  R. D. Blanton,et al.  Improving Diagnosis Efficiency via Machine Learning , 2018, 2018 IEEE International Test Conference (ITC).

[16]  Yu Huang,et al.  Scan Chain Diagnosis Based on Unsupervised Machine Learning , 2017, 2017 IEEE 26th Asian Test Symposium (ATS).

[17]  Sandip Kundu,et al.  Trends in manufacturing test methods and their implications , 2004, 2004 International Conferce on Test.

[18]  Camelia Hora,et al.  An effective diagnosis method to support yield improvement , 2002, Proceedings. International Test Conference.

[19]  Wenlong Wei,et al.  Machine learning-based volume diagnosis , 2009, 2009 Design, Automation & Test in Europe Conference & Exhibition.

[20]  Hao Hu,et al.  Prediction of Electrical and Physical Failure Analysis Success Using Artificial Neural Networks , 2018, 2018 IEEE International Symposium on the Physical and Failure Analysis of Integrated Circuits (IPFA).

[21]  Krishnendu Chakrabarty,et al.  Diagnostic system based on support-vector machines for board-level functional diagnosis , 2012, 2012 17th IEEE European Test Symposium (ETS).

[22]  Magdy S. Abadir,et al.  Yield optimization using advanced statistical correlation methods , 2014, 2014 International Test Conference.

[23]  Udo Mahlstedt,et al.  DIATEST: a fast diagnostic test pattern generator for combinational circuits , 1991, 1991 IEEE International Conference on Computer-Aided Design Digest of Technical Papers.

[24]  David Bryan,et al.  Combinational profiles of sequential benchmark circuits , 1989, IEEE International Symposium on Circuits and Systems,.

[25]  Hans-Joachim Wunderlich,et al.  A Neural-Network-Based Fault Classifier , 2016, 2016 IEEE 25th Asian Test Symposium (ATS).

[26]  Robert C. Aitken.  Yield learning perspectives , 2012, IEEE Design & Test of Computers.

[27]  Li-C. Wang,et al.  Kernel based clustering for quality improvement and excursion detection , 2017, 2017 IEEE International Test Conference (ITC).

[28]  Kenneth M. Butler,et al.  What we know after twelve years developing and deploying test data analytics solutions , 2016, 2016 IEEE International Test Conference (ITC).

[29]  Yu Huang,et al.  Improving scan chain diagnostic accuracy using multi-stage artificial neural networks , 2019, ASP-DAC.

[30]  Kuen-Jong Lee,et al.  Test Response Compaction via Output Bit Selection , 2011, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[31]  L. S. Milor,et al.  A tutorial introduction to research on analog and mixed-signal circuit testing , 1998 .

[32]  Shih-Yuan Liu,et al.  SiGe profile inspection by using dual beam FIB system in physical failure analysis , 2013, Proceedings of the 20th IEEE International Symposium on the Physical and Failure Analysis of Integrated Circuits (IPFA).

[33]  Krishnendu Chakrabarty,et al.  Predicting ${X}$ -Sensitivity of Circuit-Inputs on Test-Coverage: A Machine-Learning Approach , 2019, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[34]  Xin Li,et al.  PADRE: Physically-Aware Diagnostic Resolution Enhancement , 2013, 2013 IEEE International Test Conference (ITC).

[35]  Krishnendu Chakrabarty,et al.  Test-cost optimization in a scan-compression architecture using support-vector regression , 2017, 2017 IEEE 35th VLSI Test Symposium (VTS).

[36]  Robert Tibshirani,et al.  The Elements of Statistical Learning: Data Mining, Inference, and Prediction, 2nd Edition , 2001, Springer Series in Statistics.

[37]  F. Brglez,et al.  A neutral netlist of 10 combinational benchmark circuits and a target translator in FORTRAN , 1985 .

[38]  Qiang Xu,et al.  AgentDiag: An agent-assisted diagnostic framework for board-level functional failures , 2013, 2013 IEEE International Test Conference (ITC).

[39]  D. Ruppert.  The Elements of Statistical Learning: Data Mining, Inference, and Prediction , 2004 .

[40]  Chien-Mo James Li,et al.  PSN-aware circuit test timing prediction using machine learning , 2017, IET Comput. Digit. Tech..

[41]  Shiwei Ma,et al.  Locality constrained dictionary learning for non-linear dimensionality reduction and classification , 2017, IET Comput. Vis..

[42]  Fangming Ye,et al.  Self-learning and adaptive board-level functional fault diagnosis , 2015, The 20th Asia and South Pacific Design Automation Conference.

[43]  Hans-Joachim Wunderlich,et al.  Adaptive Bayesian Diagnosis of Intermittent Faults , 2014, J. Electron. Test..

[44]  Alkis A. Hatzopoulos.  Analog circuit testing , 2017, 2017 International Mixed Signals Testing Workshop (IMSTW).

[45]  Leendert M. Huisman,et al.  Data mining integrated circuit fails with fail commonalities , 2004, 2004 International Conferce on Test.

[46]  Janusz Rajski,et al.  Analyzing Volume Diagnosis Results with Statistical Learning for Yield Improvement , 2007, 12th IEEE European Test Symposium (ETS'07).

[47]  Laura Rodríguez Gómez.  Machine learning support for logic diagnosis , 2017 .

[48]  Li-C. Wang,et al.  Experience of Data Analytics in EDA and Test—Principles, Promises, and Challenges , 2017, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[49]  Xiaoqing Wen,et al.  VLSI Test Principles and Architectures: Design for Testability (Systems on Silicon) , 2006 .

[50]  Vishwani D. Agrawal,et al.  Essentials of electronic testing for digital, memory, and mixed-signal VLSI circuits [Book Review] , 2000, IEEE Circuits and Devices Magazine.

[51]  Lior Rokach,et al.  Data Mining with Decision Trees - Theory and Applications. 2nd Edition , 2013, Series in Machine Perception and Artificial Intelligence.

[52]  Subhasish Mitra,et al.  X-compact: an efficient response compaction technique for test cost reduction , 2002, Proceedings. International Test Conference.

[53]  Qiang Xu,et al.  On test syndrome merging for reasoning-based board-level functional fault diagnosis , 2015, The 20th Asia and South Pacific Design Automation Conference.

[54]  Mehdi Baradaran Tahoori,et al.  On-Chip Droop-Induced Circuit Delay Prediction Based on Support-Vector Machines , 2016, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[55]  Michael I. Jordan,et al.  Machine learning: Trends, perspectives, and prospects , 2015, Science.

[56]  Krishnendu Chakrabarty,et al.  Smart diagnosis: Efficient board-level diagnosis and repair using artificial neural networks , 2011, 2011 IEEE International Test Conference.

[57]  Giovanni Squillero,et al.  RT-Level ITC'99 Benchmarks and First ATPG Results , 2000, IEEE Des. Test Comput..

[58]  Ian Grout.  Integrated Circuit Test Engineering: Modern Techniques , 2005 .

[59]  Jim Teisher,et al.  ATE data collection - a comprehensive requirements proposal to maximize ROI of test , 2004, 2004 International Conferce on Test.

[60]  Eric R. Ziegel,et al.  The Elements of Statistical Learning , 2003, Technometrics.

[61]  Fangming Ye,et al.  Board-Level Functional Fault Diagnosis Using Multikernel Support Vector Machines and Incremental Learning , 2014, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[62]  Brucek Khailany,et al.  High Performance Graph ConvolutionaI Networks with Applications in Testability Analysis , 2019, 2019 56th ACM/IEEE Design Automation Conference (DAC).

[63]  Shi Jin,et al.  Efficient Board-Level Functional Fault Diagnosis With Missing Syndromes , 2016, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[64]  R. D. Blanton,et al.  Test-data volume optimization for diagnosis , 2012, DAC Design Automation Conference 2012.

[65]  Sudhakar M. Reddy,et al.  Volume diagnosis data mining , 2017, 2017 22nd IEEE European Test Symposium (ETS).

[66]  Yiorgos Makris,et al.  Automated die inking: A pattern recognition-based approach , 2017, 2017 IEEE International Test Conference (ITC).

[67]  Michael E. Tipping.  Bayesian Inference: An Introduction to Principles and Practice in Machine Learning , 2003, Advanced Lectures on Machine Learning.

[68]  Melvin A. Breuer,et al.  Digital systems testing and testable design , 1990 .

[69]  R. D. Blanton,et al.  Automatic classification of bridge defects , 2010, 2010 IEEE International Test Conference.

[70]  R. Cranley,et al.  Multivariate Analysis—Methods and Applications , 1985 .

[71]  Bill Eklow,et al.  Optimized reasoning-based diagnosis for non-random, board-level, production defects , 2005, IEEE International Conference on Test, 2005..