Gbps throughput architecture for turbo decoder
暂无分享,去创建一个
Yanxiang Huang | Liesbet Van der Perre | Sofie Pollin | Meng Li | Antonio Manuel Callejon Montoza | Meng Li | L. Perre | S. Pollin | Yanxiang Huang
[1] Joseph R. Cavallaro,et al. Parallel Interleaver Design for a High throughput HSPA+/LTE Multi-Standard Turbo Decoder , 2014, IEEE Transactions on Circuits and Systems I: Regular Papers.
[2] Naresh R. Shanbhag,et al. VLSI architectures for SISO-APP decoders , 2003, IEEE Trans. Very Large Scale Integr. Syst..
[3] M. Bickerstaff,et al. A 24Mb/s radix-4 logMAP turbo decoder for 3GPP-HSDPA mobile wireless , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..
[4] V. Derudder,et al. A 80 Mb/s low-power scalable turbo codec core , 2002, Proceedings of the IEEE 2002 Custom Integrated Circuits Conference (Cat. No.02CH37285).
[5] Patrick Robertson,et al. A comparison of optimal and sub-optimal MAP decoding algorithms operating in the log domain , 1995, Proceedings IEEE International Conference on Communications ICC '95.
[6] John Cocke,et al. Optimal decoding of linear codes for minimizing symbol error rate (Corresp.) , 1974, IEEE Trans. Inf. Theory.