论文信息 - A VLSI implementation of a frequency synthesizer based on a charge pump PLL

A VLSI implementation of a frequency synthesizer based on a charge pump PLL

The paper presents a VLSI implementation of a frequency synthesizer based on a charge pump PLL. Indirect synthesis uses a Phase Lock Loop (PLL) architecture with a programmable frequency divider in the loop, providing a large number of frequencies from a single reference frequency. The proposed frequency synthesizer is designed for Short Range Device (SRD) applications around 433MHz and for FM radio in the (88-108)MHz frequency band. The simulations were performed in 0.18μm CMOS technology and confirm the theoretically obtained results.

[1] Radu Gabriel Bozomitu,et al. A new VLSI implementation of a CMOS frequency synthesizer for SRD applications , 2010, 2010 IEEE 16th International Symposium for Design and Technology in Electronic Packaging (SIITME).

[2] William F. Egan,et al. Frequency synthesis by phase lock , 1981 .

[3] F. Gardner,et al. Charge-Pump Phase-Lock Loops , 1980, IEEE Trans. Commun..

[4] Věnceslav F. Kroupa,et al. Phase Lock Loops and Frequency Synthesis: Kroupa/Phase Lock Loops , 2005 .

[5] Floyd M. Gardner,et al. Phaselock Techniques: Gardner/Phaselock Techniques , 2005 .

[6] Venceslav F. Kroupa,et al. Phase Lock Loops and Frequency Synthesis , 2003 .

[7] Jack Smith. Modern Communication Circuits , 1986 .

[8] Behzad Razavi,et al. RF Microelectronics , 1997 .

[9] Franziska Hoffmann,et al. Design Of Analog Cmos Integrated Circuits , 2016 .