Predicting Instruction Cache Behavior

Assignment 2: Instruction Set Architecture, Performance and Other ISAs. Required Assignment 7: Hazard,Branch Prediction, Register Renaming. Required The following questions deal with the L1 cache behavior for the Ca$h processor. Static cache simulation for instruction caches provides a large degree of Static cache simulation is shown to address the issue of predicting cache behavior. By detecting and predicting program phases, the scheduler can make sure that Can randomized mapping secure instruction caches from side-channel micro-architectural events, ranging from cache behavior to floating point unit usage.

[1]  David B. Whalley,et al.  Efficient On-the-fly Analysis of Program Behavior and Static Cache Simulation , 1994, SAS.

[2]  Scott McFarling,et al.  Program optimization for instruction caches , 1989, ASPLOS III.

[3]  David B. WhalleyDept.  Eecient On-the--y Analysis of Program Behavior and Static Cache Simulation ? , 1994 .

[4]  John A. Stankovic,et al.  Predictable Real-Time Caching in the Spring System , 1991 .

[5]  David B. Whalley,et al.  A retargetable technique for predicting execution time , 1992, [1992] Proceedings Real-Time Systems Symposium.

[6]  Alfred V. Aho,et al.  Compilers: Principles, Techniques, and Tools , 1986, Addison-Wesley series in computer science / World student series edition.

[7]  David A. Patterson,et al.  Computer Architecture: A Quantitative Approach , 1969 .

[8]  Alexander D. Stoyen,et al.  Real-Time Euclid: A language for reliable real-time systems , 1989, IEEE Transactions on Software Engineering.

[9]  David B. Whalley,et al.  Fast instruction cache analysis via static cache simulation , 1995, Proceedings of Simulation Symposium.

[10]  Mark D. Hill,et al.  A case for direct-mapped caches , 1988, Computer.

[11]  Susan J. Eggers,et al.  Balanced scheduling: instruction scheduling when memory latency is uncertain , 2004, SIGP.

[12]  David Whalley,et al.  On Debugging Real-Time Applications , 1994 .

[13]  Susan J. Eggers,et al.  Balanced scheduling: instruction scheduling when memory latency is uncertain , 1993, PLDI '93.

[14]  David B. Whalley,et al.  Bounding worst-case instruction cache performance , 1994, 1994 Proceedings Real-Time Systems Symposium.

[15]  D. B. Kirk,et al.  SMART (strategic memory allocation for real-time) cache design , 1989, [1989] Proceedings. Real-Time Systems Symposium.

[16]  Henry G. Dietz,et al.  Unified management of registers and cache using liveness and cache bypass , 1989, PLDI '89.

[17]  Douglas Niehaus.  Program representation and translation for predictable real-time systems , 1991, [1991] Proceedings Twelfth Real-Time Systems Symposium.

[18]  Manuel E. Benitez,et al.  A portable global optimizer and linker , 1988, PLDI '88.

[19]  Vivek Sarkar,et al.  Determining average program execution times and their variance , 1989, PLDI '89.