An overview of design techniques for CMOS phase detectors

An overview of the recent developments in the design techniques of CMOS phase detectors and an in-depth examination of the advantages and limitations of these techniques are presented. Both linear and nonlinear phase detectors are examined. Critical design issues, such as, sampling mechanism, lock condition, sensitivity to input data pattern, and reliability are investigated in detail.

[1]  Behzad Razavi.  A 10Gb/s CMOS Clock and Data Recovery Circuit with a HalfRate Linear Phase Detector , 2003 .

[2]  C. Andre T. Salama,et al.  An improved bang-bang phase detector for clock and data recovery applications , 2001, ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196).

[3]  B. Razavi,et al.  A 10-Gb/s CMOS clock and data recovery circuit with a half-rate linear phase detector , 2001, IEEE J. Solid State Circuits.

[4]  B. Razavi,et al.  A CMOS clock recovery circuit for 2.5-Gb/s NRZ data , 2001, IEEE J. Solid State Circuits.

[5]  B. Razavi.  Monolithic phase-locked loops and clock recovery circuits : theory and design , 1996 .

[6]  Jin-Ku Kang,et al.  A CMOS clock and data recovery with two-XOR phase-frequency detector circuit , 2001, ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196).

[7]  C.R. Hogge.  A self correcting clock recovery circuit , 1985, IEEE Transactions on Electron Devices.