A 2V 0.35μm CMOS DECT RF front end with on-chip frequency synthesizer

An integrated CMOS RF front-end receiver complying with the DECT standard is presented. It is implemented in a standard 0.35μm CMOS technology operating with 2 V power supply and includes the Low Noise amplifier (LNA), the quadrature mixer and the frequency synthesizer. The frequency synthesizer is based on an integer-N Phase Locked Loop (PLL) and uses two coupled Voltage Controlled Oscillators (VCOs) for direct I/Q generation. The packaged circuit exhibits 9.2dB NF, -19.5 dBm IIP3, 27.5 dB gain and consumes 30mA. This work demonstrates the feasibility of an integrated RF front-end for a wide band standard using a direct conversion architecture that minimizes the number of external components and a cheap standard CMOS technology.

[1]  A.J. Leeuwenburgh,et al.  A 1.9GHz fully integrated CMOS DECT transceiver , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..

[2]  A. Gnudi,et al.  A CMOS programmable divider for RF multistandard frequency synthesizers , 2002, Proceedings of the 28th European Solid-State Circuits Conference.

[3]  A.A. Abidi,et al.  Noise in RF-CMOS mixers: a simple physical model , 2000, IEEE Journal of Solid-State Circuits.

[4]  Gyuseong Cho,et al.  New high performance and wide range tunable two–stage 3GHz CMOS RF hetero–linked oscillators , 1999 .

[5]  M. Steyaert,et al.  A fully integrated CMOS DCS-1800 frequency synthesizer , 1998, 1998 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, ISSCC. First Edition (Cat. No.98CH36156).

[6]  R. Castello,et al.  Low 1/f noise CMOS active mixers for direct conversion , 2001 .

[7]  H. Samueli,et al.  A single-chip 900-MHz spread-spectrum wireless transceiver in 1-μm CMOS. I. Architecture and transmitter design , 1998, IEEE J. Solid State Circuits.

[8]  T. Lee,et al.  A 1.5 V, 1.5 GHz CMOS low noise amplifier , 1996 .