论文信息 - Influence of Clocking Strategies on the Design of Low Switching-Noise Digital and Mixed-Signal VLSI Circuits

Influence of Clocking Strategies on the Design of Low Switching-Noise Digital and Mixed-Signal VLSI Circuits

This communication shows the influence of clocking schemes on the digital switching noise generation. It will be shown how the choice of a suited clocking scheme for the digital part reduces the switching noise, thus alleviating the problematic associated to limitations of performances in mixed-signal Analog/Digital Integrated Circuits. Simulation data of a pipelined XOR chain using both a single-phase and a two-phase clocking schemes, as well as of two n-bit counters with different clocking styles lead, as conclusions, to recommend multiple clock-phase and asynchronous styles for reducing switching noise.

[1] Christer Svensson,et al. Noise in digital dynamic CMOS circuits , 1994 .

[2] Jorge R. Fernandes,et al. NMOS current-balanced logic , 1996 .

[3] Eby G. Friedman,et al. System Timing , 2000, The VLSI Handbook.

[4] S. R. Vemuru. Effects of simultaneous switching noise on the tapered buffer design , 1997, IEEE Trans. Very Large Scale Integr. Syst..

[5] Yannis Tsividis,et al. Mixed analog-digital VLSI devices and technology , 1996 .

[6] Raúl Jiménez Naharro. Una aportación al diseño de circuitos integrados CMOS autotemporizados , 2000 .

[7] Christer Svensson,et al. High-speed CMOS circuit technique , 1989 .

[8] David J. Allstot,et al. CMOS current steering logic for low-voltage mixed-signal integrated circuits , 1997, IEEE Trans. Very Large Scale Integr. Syst..

[9] David J. Allstot,et al. Folded source-coupled logic vs. CMOS static logic for low-noise mixed-signal ICs , 1993 .

[10] Mohammed Ismail,et al. Accurate modeling of simultaneous switching noise in low voltage digital VLSI , 1999, ISCAS'99. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI (Cat. No.99CH36349).