Area/Delay Efficient Recoding Methods for Parallel CORDIC Rotations

In this paper, an area/delay efficient recoding method for parallel CORDIC (coordinate rotation digital computer) rotation algorithm is proposed. This recoding method can reduce the number of micro-rotation stages when the bit-width of input angle increases. The most critical path of the conventional CORDIC rotation lies in the determination of rotation directions, which depends on the sign of the remaining angle after each iteration. Our proposed method can also predict the rotation direction directly from the binary value of the initial input angle. Our proposed architectures have a more regular and simpler prediction scheme compared to previous approaches using non-parallel CORDIC rotation methods. The critical path delay of our proposed method is reduced compared with parallel CORDIC rotation method

[1]  T. Lang,et al.  High-throughput 3D rotations and normalizations , 2001, Conference Record of Thirty-Fifth Asilomar Conference on Signals, Systems and Computers (Cat.No.01CH37256).

[2]  S. Walther A unified algorithm for elementary functions , 1899 .

[3]  Dhananjay S. Phatak Double Step Branching CORDIC: A New Algorithm for Fast Sine and Cosine Generation , 1998, IEEE Trans. Computers.

[4]  Earl E. Swartzlander,et al.  High-Speed CORDIC Based on an Overlapped Architecture and a Novel σ-Prediction Method , 2000, J. VLSI Signal Process..

[5]  Chaitali Chakrabarti,et al.  Hardware design of a 2-D motion estimation system based on the Hough transform , 1998 .

[6]  Xiaobo Sharon Hu,et al.  An Efficient Implementation of Singular Value Decomposition Rotation Transformations with CORDIC Processors , 1993, J. Parallel Distributed Comput..

[7]  Yu Hen Hu,et al.  A memory-efficient and high-speed sine/cosine generator based on parallel CORDIC rotations , 2004, IEEE Signal Process. Lett..

[8]  Earl E. Swartzlander,et al.  A scaled DCT architecture with the CORDIC algorithm , 2002, IEEE Trans. Signal Process..

[9]  Zhenyang Wu,et al.  An efficient CORDIC array structure for the implementation of discrete cosine transform , 1995, IEEE Transactions on Signal Processing.

[10]  Jack E. Volder The CORDIC Trigonometric Computing Technique , 1959, IRE Trans. Electron. Comput..

[11]  Tomás Lang,et al.  Redundant and On-Line CORDIC: Application to Matrix Triangularization and SVD , 1990, IEEE Trans. Computers.

[12]  A. Y. Kwentus,et al.  A 100-MHz, 16-b, direct digital frequency synthesizer with a 100-dBc spurious-free dynamic range , 1999 .

[13]  Shen-Fu Hsiao,et al.  Para-CORDIC: parallel CORDIC rotation algorithm , 2004, IEEE Transactions on Circuits and Systems I: Regular Papers.

[14]  Liang-Gee Chen,et al.  High throughput CORDIC-based systolic array design for the discrete cosine transform , 1995, IEEE Trans. Circuits Syst. Video Technol..

[15]  Keshab K. Parhi,et al.  P-CORDIC: A Precomputation Based Rotation CORDIC Algorithm , 2002, EURASIP J. Adv. Signal Process..

[16]  Earl E. Swartzlander,et al.  Hybrid CORDIC Algorithms , 1997, IEEE Trans. Computers.