A Fully-Integrated 3-Level DC-DC Converter for Nanosecond-Scale DVFS

On-chip DC-DC converters have the potential to offer fine-grain power management in modern chip-multiprocessors. This paper presents a fully integrated 3-level DC-DC converter, a hybrid of buck and switched-capacitor converters, implemented in 130 nm CMOS technology. The 3-level converter enables smaller inductors (1 nH) than a buck, while generating a wide range of output voltages compared to a 1/2 mode switched-capacitor converter. The test-chip prototype delivers up to 0.85 A load current while generating output voltages from 0.4 to 1.4 V from a 2.4 V input supply. It achieves 77% peak efficiency at power density of 0.1 W/mm2 and 63% efficiency at maximum power density of 0.3 W/mm2. The converter scales output voltage from 0.4 V to 1.4 V (or vice-versa) within 20 ns at a constant 450 mA load current. A shunt regulator reduces peak-to-peak voltage noise from 0.27 V to 0.19 V under pseudo-randomly fluctuating load currents. Using simulations across a wide range of design parameters, the paper compares conversion efficiencies of the 3-level, buck and switched-capacitor converters.

[1]  Seth R. Sanders,et al.  Quantization resolution and limit cycling in digitally controlled PWM converters , 2003 .

[2]  E. Alarcon,et al.  Monolithic integration of a 3-level DCM-operated low-floating-capacitor buck converter for DC-DC step-down donversion in standard CMOS , 2008, 2008 IEEE Power Electronics Specialists Conference.

[3]  Meeta Sharma Gupta,et al.  System level analysis of fast, per-core DVFS using on-chip switching regulators , 2008, 2008 IEEE 14th International Symposium on High Performance Computer Architecture.

[4]  Chi-Ying Tsui,et al.  Charge redistribution loss consideration in optimal charge pump design , 2005, 2005 IEEE International Symposium on Circuits and Systems.

[5]  Gu-Yeon Wei,et al.  Thread motion: fine-grained power management for multi-core systems , 2009, ISCA '09.

[6]  Gu-Yeon Wei,et al.  A fully-integrated 3-level DC/DC converter for nanosecond-scale DVS with fast shunt regulation , 2011, 2011 IEEE International Solid-State Circuits Conference.

[7]  Shahriar Mirabbasi,et al.  A 3GHz Switching DC-DC Converter Using Clock-Tree Charge-Recycling in 90nm CMOS with Integrated Output Filter , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[8]  P. Hazucha,et al.  A 100MHz Eight-Phase Buck Converter Delivering 12A in 25mm2 Using Air-Core Inductors , 2007, APEC 07 - Twenty-Second Annual IEEE Applied Power Electronics Conference and Exposition.

[9]  Anantha Chandrakasan,et al.  A Fully-Integrated Switched-Capacitor Step-Down DC-DC Converter With Digital Capacitance Modulation in 45 nm CMOS , 2010, IEEE Journal of Solid-State Circuits.

[10]  V. Yousefzadeh,et al.  Three-level buck converter for envelope tracking applications , 2006, IEEE Transactions on Power Electronics.

[11]  R. Dennard,et al.  A fully-integrated switched-capacitor 2∶1 voltage converter with regulation capability and 90% efficiency at 2.3A/mm2 , 2010, 2010 Symposium on VLSI Circuits.

[12]  B. Bakkaloglu,et al.  A Multi-Stage Interleaved Synchronous Buck Converter with Integrated Output Filter in a 0.18/spl mu/ SiGe process , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.

[13]  S. Rajapandian,et al.  High Voltage Tolerant Linear Regulator With Fast Digital Control for Biasing of Integrated DC-DC Converters , 2007, IEEE Journal of Solid-State Circuits.

[14]  S. Rajapandian,et al.  High-voltage power delivery through charge recycling , 2006, IEEE Journal of Solid-State Circuits.

[15]  D.J. Perreault,et al.  Merged two-stage power converterarchitecture with softcharging switched-capacitor energy transfer , 2008, 2008 IEEE Power Electronics Specialists Conference.

[16]  B. Bakkaloglu,et al.  A Multistage Interleaved Synchronous Buck Converter With Integrated Output Filter in 0.18 $\mu$m SiGe Process , 2007, IEEE Transactions on Power Electronics.

[17]  S. Narendra,et al.  A 233-MHz 80%-87% efficient four-phase DC-DC converter utilizing air-core inductors on package , 2005, IEEE Journal of Solid-State Circuits.

[18]  R. Harjani,et al.  A High-Efficiency DC–DC Converter Using 2 nH Integrated Inductors , 2008, IEEE Journal of Solid-State Circuits.

[19]  F. Zhang,et al.  Design of Components and Circuits Underneath Integrated Inductors , 2006, IEEE Journal of Solid-State Circuits.

[20]  Meeta Sharma Gupta,et al.  Voltage emergency prediction: Using signatures to reduce operating margins , 2009, 2009 IEEE 15th International Symposium on High Performance Computer Architecture.

[21]  M. Steyaert,et al.  An 800mW fully-integrated 130nm CMOS DC-DC step-down multi-phase converter, with on-chip spiral inductors and capacitors , 2009, 2009 IEEE Energy Conversion Congress and Exposition.

[22]  Mark Horowitz,et al.  Integrated Regulation for Energy-Efficient Digital Circuits , 2007, IEEE Journal of Solid-State Circuits.