Hecto-Scale Frame Rate Face Detection System for SVGA Source on FPGA Board
暂无分享,去创建一个
Feng Zhao | Min-You Wu | Wei Shu | Zheng Ding | Tinghui Wang
[1] Reiner W. Hartenstein,et al. Field-Programmable Logic and Applications: The Roadmap to Reconfigurable Computing , 2002, Lecture Notes in Computer Science.
[2] Shih-Lien Lu,et al. Novel FPGA based Haar classifier face detection algorithm acceleration , 2008, 2008 International Conference on Field Programmable Logic and Applications.
[3] Rob McCready,et al. Real-Time Face Detection on a Configurable Hardware System , 2000, FPL.
[4] Scott B. Baden,et al. Accelerating Viola-Jones Face Detection to FPGA-Level Using GPUs , 2010, 2010 18th IEEE Annual International Symposium on Field-Programmable Custom Computing Machines.
[5] Yongxin Zhu,et al. A Novel Hardware Architecture for Rapid Object Detection Based on Adaboost Algorithm , 2010, ISVC.
[6] Yu Wei,et al. FPGA implementation of AdaBoost algorithm for detection of face biometrics , 2004, IEEE International Workshop on Biomedical Circuits and Systems, 2004..
[7] Miroslaw Bober,et al. A low cost FPGA system for high speed face detection and tracking , 2003, Proceedings. 2003 IEEE International Conference on Field-Programmable Technology (FPT) (IEEE Cat. No.03EX798).
[8] Ryan Kastner,et al. Fpga-based face detection system using Haar classifiers , 2009, FPGA '09.
[9] Paul A. Viola,et al. Robust Real-Time Face Detection , 2001, International Journal of Computer Vision.
[10] Ryusuke Miyamoto,et al. Partially Parallel Architecture for AdaBoost-Based Detection With Haar-Like Features , 2009, IEEE Transactions on Circuits and Systems for Video Technology.