On on-chip intelligence paradigms

Hardware Intelligence is an attractive concept that has the potential to make electronic, industrial and reliability-oriented applications efficiently optimized. This work investigates different frameworks and analyzes their challenges. Hardware automation faces different challenges like scalability, overhead, testability as well as goal definition. For better classification, hardware systems are mapped to different layers with different granularities of reconfiguration, monitoring and decision making. An Intelligent Hardware Stack (IHW) is proposed to differentiate these layers showing which techniques can be mapped to which layer. IHW stack presented in this paper showcase different substrates essential for the process like monitoring, reconfiguration and decision making.

[1]  Adrian Stoica,et al.  Toward evolvable hardware chips: Experiments with a programmable transistor array , 1999, Proceedings of the Seventh International Conference on Microelectronics for Neural, Fuzzy and Bio-Inspired Systems.

[2]  David Blaauw,et al.  ElastIC: An Adaptive Self-Healing Architecture for Unpredictable Silicon , 2006, IEEE Design & Test of Computers.

[3]  Randy H. Katz,et al.  An architecture for building self-configurable systems , 2000, 2000 First Annual Workshop on Mobile and Ad Hoc Networking and Computing. MobiHOC (Cat. No.00EX444).

[4]  Anthony G. Pipe,et al.  Bio-inspired self-test for evolvable fault tolerant hardware systems , 2010, 2010 NASA/ESA Conference on Adaptive Hardware and Systems.

[5]  Dirk Timmermann,et al.  Design Flow on a Chip - An Evolvable HW/SW Platform , 2005, Second International Conference on Autonomic Computing (ICAC'05).

[6]  Henry Hoffmann,et al.  A Comparison of Autonomic Decision Making Techniques , 2011 .

[7]  Ali Akoglu,et al.  SCARS: Scalable Self-Configurable Architecture for Reusable Space Systems , 2008, 2008 NASA/ESA Conference on Adaptive Hardware and Systems.

[8]  Qi Zhang,et al.  Multimodality Neurological Data Visualization With Multi-VOI-Based DTI Fiber Dynamic Integration , 2016, IEEE Journal of Biomedical and Health Informatics.

[9]  Martin Trefzer,et al.  PAnDA: A Reconfigurable Architecture that Adapts to Physical Substrate Variations , 2013, IEEE Transactions on Computers.

[10]  A. Hajimiri,et al.  Integrated Self-Healing for mm-Wave Power Amplifiers , 2013, IEEE Transactions on Microwave Theory and Techniques.

[11]  Isamu Kajitani,et al.  Evolvable hardware with genetic learning , 1996, 1996 IEEE International Symposium on Circuits and Systems. Circuits and Systems Connecting the World. ISCAS 96.

[12]  Regina Frei,et al.  Self-healing and self-repairing technologies , 2013 .

[13]  Route de Cheseaux.  Self-Testable and Self-Repairable Bio-Inspired Configurable Circuits , 2009 .

[14]  Sanjay Raman,et al.  Mixed-Signal SoCs With In Situ Self-Healing Circuitry , 2012, IEEE Design & Test of Computers.

[15]  Eric S. Fetzer.  Using Adaptive Circuits to Mitigate Process Variations in a Microprocessor Design , 2006, IEEE Design & Test of Computers.

[16]  Lukás Sekanina.  Virtual Reconfigurable Circuits for Real-World Applications of Evolvable Hardware , 2003, ICES.

[17]  Russell Tessier,et al.  Reconfigurable Computing Architectures , 2015, Proceedings of the IEEE.

[18]  Thomas A. Corbi,et al.  The dawning of the autonomic computing era , 2003, IBM Syst. J..

[19]  Michael C. Huang,et al.  Dynamically Tuning Processor Resources with Adaptive Processing , 2003, Computer.

[20]  E. Stomeo,et al.  Generalized Disjunction Decomposition for Evolvable Hardware , 2006, IEEE Transactions on Systems, Man, and Cybernetics, Part B (Cybernetics).

[21]  Tarek Darwish,et al.  Performance analysis of low-power 1-bit CMOS full adder cells , 2002, IEEE Trans. Very Large Scale Integr. Syst..

[22]  Petr Jan Horn,et al.  Autonomic Computing: IBM's Perspective on the State of Information Technology , 2001 .

[23]  Giacomo Indiveri,et al.  A VLSI array of low-power spiking neurons and bistable synapses with spike-timing dependent plasticity , 2006, IEEE Transactions on Neural Networks.

[24]  Mario Konijnenburg,et al.  ULP-SRP: Ultra low power Samsung Reconfigurable Processor for biomedical applications , 2012, 2012 International Conference on Field-Programmable Technology.

[25]  Andrew M. Tyrrell,et al.  An embryonic array with improved efficiency and fault tolerance , 2003, NASA/DoD Conference on Evolvable Hardware, 2003. Proceedings..

[26]  D. Yeung.  Learning-Based SMT Processor Resource Distribution via Hill-Climbing , 2006, ISCA 2006.

[27]  Henry Hoffmann,et al.  SEEC: A General and Extensible Framework for Self-Aware Computing , 2011 .