Nonlinear dynamics of a class of symmetric lock range DPLLs with an additional derivative control

Nonlinear dynamics of a class of symmetric lock range digital phase-locked loops (SLR-DPLLs) has been investigated using nonlinear dynamical theoretical and computational tools. It has been observed that the system shows a period doubling route to chaos. For certain system parameters the loop exhibits intermittent behavior. The analytical bifurcation analysis shows that inspite of the broader frequency acquisition range than a conventional one the stability of the loop degrades appreciably when the input signal frequency is less than the nominal frequency of the digitally controlled oscillator. The system dynamics have been characterized by measuring the Lyapunov exponent and the correlation dimension. Further it has been shown that the stability range of a SLR-DPLL can be extended using a modified loop filter incorporating time delay feedback technique. The modified SLR-DPLL (MSLR-DPLL) with this additional derivative control along with the loop digital filter (LDF) shows faster convergence than the unmodified one for proper choice of system design parameters. Consequently, the MSLR-DPLL becomes more suitable for practical applications.

[1]  Tanmoy Banerjee,et al.  A new dynamic gain control algorithm for speed enhancement of digital-phase locked loops (DPLLs) , 2006, Signal Process..

[2]  S. Gupta,et al.  The Digital Phase-Locked Loop as a Near-Optimum FM Demodulator , 1972, IEEE Trans. Commun..

[3]  Kestutis Pyragas Continuous control of chaos by self-controlling feedback , 1992 .

[4]  Santanu Chattopadhyay,et al.  Symmetric lock-range multilevel quantized digital phase locked FM demodulator , 1990, IEEE Trans. Commun..

[5]  Orla Feely,et al.  Dynamics of Phase-Locked Loop with FM Input and Low Modulating Frequency , 2002, Int. J. Bifurc. Chaos.

[6]  Ian Galton Analog-input digital phase-locked loops for precise frequency and phase demodulation , 1995 .

[7]  H. Osborne,et al.  Stability Analysis of an Nth Power Digital Phase-Locked Loop - Part I: First-Order DPLL , 1980, IEEE Transactions on Communications.

[8]  Nikolay V. Kuznetsov,et al.  Time-Varying Linearization and the Perron Effects , 2007, Int. J. Bifurc. Chaos.

[9]  J. Sprott Chaos and time-series analysis , 2001 .

[10]  Bishnu Charan Sarkar,et al.  Chaos, intermittency and control of bifurcation in a ZC2-DPLL , 2009 .

[11]  Robert C. Hilborn,et al.  Chaos And Nonlinear Dynamics: An Introduction for Scientists and Engineers , 1994 .

[12]  Shinsaku Mori,et al.  Digital phase‐locked loops with a wide locking range using a fractional divider , 1995 .

[13]  P. Grassberger,et al.  Measuring the Strangeness of Strange Attractors , 1983 .

[14]  Mariusz Zóltowski,et al.  Some advances and refinements in digital phase-locked loops (DPLLs) , 2001, Signal Process..

[15]  Santanu Chattopadhyay,et al.  Novel quick-response, digital phase-locked loop , 1988 .