A Learning-Enabled Neuron Array IC Based Upon Transistor Channel Models of Biological Phenomena

We present a single-chip array of 100 biologically-based electronic neuron models interconnected to each other and the outside environment through 30,000 synapses. The chip was fabricated in a standard 350 nm CMOS IC process. Our approach used dense circuit models of synaptic behavior, including biological computation and learning, as well as transistor channel models. We use Address-Event Representation (AER) spike communication for inputs and outputs to this IC. We present the IC architecture and infrastructure, including IC chip, configuration tools, and testing platform. We present measurement of small network of neurons, measurement of STDP neuron dynamics, and measurement from a compiled spiking neuron WTA topology, all compiled into this IC.

[1]  John Lazzaro,et al.  Winner-Take-All Networks of O(N) Complexity , 1988, NIPS.

[2]  Carver Mead,et al.  Analog VLSI and neural systems , 1989 .

[3]  Richard F. Lyon,et al.  Improved implementation of the silicon cochlea , 1992 .

[4]  Paul E. Hasler,et al.  Single transistor learning synapse with long term storage , 1995, Proceedings of ISCAS'95 - International Symposium on Circuits and Systems.

[5]  D. Johnston,et al.  Regulation of Synaptic Efficacy by Coincidence of Postsynaptic APs and EPSPs , 1997 .

[6]  G. Bi,et al.  Synaptic Modifications in Cultured Hippocampal Neurons: Dependence on Spike Timing, Synaptic Strength, and Postsynaptic Cell Type , 1998, The Journal of Neuroscience.

[7]  Ernst Niebur,et al.  A Competitive Network of Spiking VLSI Neurons , 2001 .

[8]  Paul E. Hasler,et al.  A reconfigurable bidirectional active 2 dimensional dendrite model , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).

[9]  Paul Hasler,et al.  A family of floating-gate adapting synapses based upon transistor channel models , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).

[10]  P. Hasler,et al.  A bio-physically inspired silicon neuron , 2004 .

[11]  Johannes Schemmel,et al.  Implementing Synaptic Plasticity in a VLSI Spiking Neural Network Model , 2006, The 2006 IEEE International Joint Conference on Neural Network Proceedings.

[12]  K. Boahen,et al.  Programmable Connections in Neuromorphic Grids , 2006, 2006 49th IEEE International Midwest Symposium on Circuits and Systems.

[13]  Giacomo Indiveri,et al.  A VLSI array of low-power spiking neurons and bistable synapses with spike-timing dependent plasticity , 2006, IEEE Transactions on Neural Networks.

[14]  Patrick Camilleri,et al.  A Neuromorphic aVLSI network chip with configurable plastic synapses , 2007, 7th International Conference on Hybrid Intelligent Systems (HIS 2007).

[15]  Christopher M. Twigg,et al.  Programmable Floating Gate FPAA Switches Are Not Dead Weight , 2007, 2007 IEEE International Symposium on Circuits and Systems.

[16]  Johannes Schemmel,et al.  Realizing biological spiking network models in a configurable wafer-scale hardware system , 2008, 2008 IEEE International Joint Conference on Neural Networks (IEEE World Congress on Computational Intelligence).

[17]  Johannes Schemmel,et al.  Wafer-scale integration of analog neural networks , 2008, 2008 IEEE International Joint Conference on Neural Networks (IEEE World Congress on Computational Intelligence).

[18]  Christopher M. Twigg,et al.  Incorporating Large-Scale FPAAs Into Analog Design and Test Courses , 2008, IEEE Transactions on Education.

[19]  David V. Anderson,et al.  A generic reconfigurable array specification and programming environment (GRASPER) , 2009, 2009 European Conference on Circuit Theory and Design.

[20]  Pierre Yger,et al.  PyNN: A Common Interface for Neuronal Network Simulators , 2008, Front. Neuroinform..

[21]  Arindam Basu,et al.  Hardware and software infrastructure for a family of floating-gate based FPAAs , 2010, Proceedings of 2010 IEEE International Symposium on Circuits and Systems.

[22]  Paul E. Hasler,et al.  Floating gate synapses with spike time dependent plasticity , 2010, Proceedings of 2010 IEEE International Symposium on Circuits and Systems.

[23]  Arindam Basu,et al.  Nullcline-Based Design of a Silicon Neuron , 2010, IEEE Transactions on Circuits and Systems I: Regular Papers.

[24]  Christopher M. Twigg,et al.  A Floating-Gate-Based Field-Programmable Analog Array , 2010, IEEE Journal of Solid-State Circuits.

[25]  Arindam Basu,et al.  Neural dynamics in reconfigurable silicon , 2010, ISCAS.

[26]  Arindam Basu,et al.  A Fully Integrated Architecture for Fast and Accurate Programming of Floating Gates Over Six Decades of Current , 2011, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[27]  Giacomo Indiveri,et al.  A Systematic Method for Configuring VLSI Networks of Spiking Neurons , 2011, Neural Computation.

[28]  Yannick Bornat,et al.  A Library of Analog Operators Based on the Hodgkin-Huxley Formalism for the Design of Tunable, Real-Time, Silicon Neurons , 2011, IEEE Transactions on Biomedical Circuits and Systems.

[29]  Scott Koziol,et al.  Modeling and Implementation of Voltage-Mode CMOS Dendrites on a Reconfigurable Analog Platform , 2012, IEEE Transactions on Biomedical Circuits and Systems.