Bit flip injection in processor-based architectures: a case study

This paper presents the principles of two different approaches for the study of the effect of transient bit flips on the behavior of processor-based digital architectures: one of them based on the on-line "injection" and execution of pieces of code (called CEU codes) using a suitable hardware architecture, while the other is performed using a behavioral level processor description; being based on the so-called "saboteurs" method. Results obtained for benchmark programs executed by a widely used commercial 8-bit microprocessor, allow to validate both approaches which provide inputs for an original error rate prediction methodology. The comparison of predictions to measured error rates issued from radiation ground testing validates the proposed error rate prediction approach.

[1]  Henrique Madeira,et al.  Xception: A Technique for the Experimental Evaluation of Dependability in Modern Computers , 1998, IEEE Trans. Software Eng..

[2]  Glenn H. Chapman,et al.  Defect and Fault Tolerance in VLSI Systems , 2003 .

[3]  A. Benso,et al.  A low-cost programmable board for speeding-up fault injection in microprocessor-based systems , 1999, Annual Reliability and Maintainability. Symposium. 1999 Proceedings (Cat. No.99CH36283).

[4]  S. Rezgui,et al.  Assessing the Soft Error Rate of Digital Architectures Devoted to Operate in Radiation Environment: A Case Studied , 2003, J. Electron. Test..

[5]  T. P. Ma,et al.  Ionizing radiation effects in MOS devices and circuits , 1989 .

[6]  Johan Karlsson,et al.  Fault injection into VHDL models: the MEFISTO tool , 1994 .

[7]  S. Rezgui,et al.  A new methodology for the simulation of soft errors on microprocessors : a case study , 2000 .

[8]  Raoul Velazco,et al.  THESIC: A testbed suitable for the qualification of integrated circuits devoted to operate in harsh environment , 1998 .

[9]  R. Koga,et al.  A method for characterizing a microprocessor's vulnerability to SEU , 1988 .

[10]  Pedro J. Gil,et al.  Comparison and application of different VHDL-based fault injection techniques , 2001, Proceedings 2001 IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems.

[11]  E. Normand.  Single-event effects in avionics , 1996 .

[12]  S. Rezgui,et al.  Predicting error rate for microprocessor-based digital architectures through C.E.U. (Code Emulating Upsets) injection , 2000 .