Low Energy Digit-serial Architectures for large GF(2m) multiplication

Keywords: LTS3 Reference LTS-ARTICLE-2001-017 Record created on 2006-06-14, modified on 2017-05-10

[1]  Bing Bing Zhou.  A New Bit-Serial Systolic Multiplier Over GF(2m) , 1988, IEEE Trans. Computers.

[2]  Keshab K. Parhi,et al.  Low-Energy Digit-Serial/Parallel Finite Field Multipliers , 1998 .

[3]  Pericles S. Theocaris.  Number theory in science and communication , 1986 .

[4]  Mohamed I. Elmasry,et al.  Low-power design of finite field multipliers for wireless applications , 1998, Proceedings of the 8th Great Lakes Symposium on VLSI (Cat. No.98TB100222).

[5]  염흥렬,et al.  [서평]「Applied Cryptography」 , 1997 .

[6]  Andrew M. Odlyzko,et al.  Discrete Logarithms in Finite Fields and Their Cryptographic Significance , 1985, EUROCRYPT.

[7]  Mohamed I. Elmasry,et al.  Low-Power Digital VLSI Design: Circuits and Systems , 1995 .

[8]  Andrew M. Odlyzko,et al.  Discrete Logarithms: The Past and the Future , 2000, Des. Codes Cryptogr..

[9]  Chin-Liang Wang.  Bit-Level Systolic Array for Fast Exponentiation in GF(2^m) , 1994, IEEE Trans. Computers.

[10]  Alfred Menezes,et al.  Handbook of Applied Cryptography , 2018 .

[11]  Trieu-Kien Truong,et al.  A Comparison of VLSI Architecture of Finite Field Multipliers Using Dual, Normal, or Standard Bases , 1988, IEEE Trans. Computers.

[12]  Nagarajan Ranganathan,et al.  ACE: a VLSI chip for Galois field GF(2/sup m/) based exponentiation , 1996 .

[13]  Donald E. Knuth.  The Art of Computer Programming 2 / Seminumerical Algorithms , 1971 .

[14]  Yuan Taur,et al.  CMOS scaling into the 21st century: 0.1 µm and beyond , 1995, IBM J. Res. Dev..

[15]  Keshab K. Parhi,et al.  Efficient semisystolic architectures for finite-field arithmetic , 1998, IEEE Trans. Very Large Scale Integr. Syst..

[16]  Keshab K. Parhi,et al.  Optimum primitive polynomials for low-area low-power finite field semi-systolic multipliers , 1997, 1997 IEEE Workshop on Signal Processing Systems. SiPS 97 Design and Implementation formerly VLSI Signal Processing.

[17]  Anantha P. Chandrakasan,et al.  Low Power Digital CMOS Design , 1995 .

[18]  Donald E. Knuth,et al.  The art of computer programming. Vol.2: Seminumerical algorithms , 1981 .

[19]  Donald Ervin Knuth,et al.  The Art of Computer Programming , 1968 .

[20]  M.R. Schroeder,et al.  Number theory , 1989, IEEE Potentials.

[21]  Anantha P. Chandrakasan,et al.  Minimizing power consumption in digital CMOS circuits , 1995, Proc. IEEE.