论文信息 - System-level design hardening based on worst-case ASET Simulations

System-level design hardening based on worst-case ASET Simulations

We present experimental and simulation results on single-event transients in an analog subsystem for satellite electronic equipment. Investigations based on worst-case transient events, simulated with transistor-level circuit models, suggest design modifications for hardening.

[1] L. W. Massengill,et al. Focused-lon-beam assisted bipolar transistor characterization and analog single-event transient circuit analysis of the OP27 , 2003, Proceedings of the 7th European Conference on Radiation and Its Effects on Components and Systems, 2003. RADECS 2003..

[2] Stephen LaLumondiere,et al. Single event upset (SEU) sensitivity dependence of linear integrated circuits (ICs) on bias conditions , 1997 .

[3] Philippe C. Adell,et al. Towards a single event transient hardness assurance methodology , 2001, RADECS 2001. 2001 6th European Conference on Radiation and Its Effects on Components and Systems (Cat. No.01TH8605).

[4] Lloyd W. Massengill,et al. Effect of amplifier parameters on single-event transients in an inverting operational amplifier , 2002 .

[5] P. C. Adell,et al. Analysis of single-event transients in analog circuits , 2000 .

[6] Robert Ecoffet,et al. An empirical model for predicting proton induced upset , 1996 .

[7] Lloyd W. Massengill,et al. The role of parasitic elements in the single-event transient response of linear circuits , 2002 .