Mixed-Signal Switching Noise Analysis Using Voronoi-Tessellated Substrate Macromodels

We present a new modeling technique for analyzing the impact of substrate-coupled switching noise in CMOS mixed-signal circuits. Lumped element RC substrate macromodels are efficiently generated from layout using Voronoi tessellation. The models retain the accuracy of previously proposed models, but contain orders of magnitude fewer circuit nodes, and are suitable for analyzing large-scale circuits. The modeling strategy has been verified using detailed device simulation, and applied to some mixed-A/D circuit examples.

[1]  Maher Kayal,et al.  LAYIN: toward a global solution for parasitic coupling modeling and visualization , 1994, Proceedings of IEEE Custom Integrated Circuits Conference - CICC '94.

[2]  Ulrich Lauther.  An O (N log N) Algorithm for Boolean Mask Operations , 1981, 18th Design Automation Conference.

[3]  Michael Ian Shamos,et al.  Computational geometry: an introduction , 1985 .

[4]  A unified approach to simulating electrical and thermal substrate coupling interactions in ICs , 1993, ICCAD '93.

[5]  Steven Fortune,et al.  A sweepline algorithm for Voronoi diagrams , 1986, SCG '86.

[6]  R. A. Rohrer,et al.  A new efficient method for the transient simulation of three-dimensional interconnect structures , 1990, International Technical Digest on Electron Devices.

[7]  J. Pasciak,et al.  Computer solution of large sparse positive definite systems , 1982 .

[8]  Shoichi Masui,et al.  Experimental results and modeling techniques for substrate noise in mixed-signal integrated circuits , 1993 .

[9]  D. J. Allstot,et al.  Rapid simulation of substrate coupling effects in mixed-mode ICs , 1993, Proceedings of IEEE Custom Integrated Circuits Conference - CICC '93.

[10]  Wen Wang,et al.  Chip Substrate Resistance Modeling Technique for Integrated Circuit Design , 1984, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[11]  Rob A. Rutenbar,et al.  Addressing substrate coupling in mixed-mode ICs: simulation and power distribution synthesis , 1994, IEEE J. Solid State Circuits.