Simulation of HSTL I/O standard based energy efficient frame buffer for digital image processor
暂无分享,去创建一个
B. Pandey | Akash Kumar | T. Das | T. Kumar | Madhu M. Limbu
[1] M. Pattanaik,et al. Low Power VLSI Circuit Design with Efficient HDL Coding , 2013, 2013 International Conference on Communication Systems and Network Technologies.
[2] Yifu Li,et al. Frame Buffer Compression without Color Information Loss , 2012, 2012 IEEE 12th International Conference on Computer and Information Technology.
[3] Tanesh Kumar,et al. SSTL based green image ALU design on different FPGA , 2013, 2013 International Conference on Green Computing, Communication and Conservation of Energy (ICGCE).
[4] Zhan Ma,et al. Frame buffer compression for low-power video coding , 2011, 2011 18th IEEE International Conference on Image Processing.
[5] Enrico Macii,et al. Frame buffer energy optimization by pixel prediction , 2005, 2005 International Conference on Computer Design.
[6] Wayne Luk,et al. An Overview of Low-Power Techniques for Field-Programmable Gate Arrays , 2008, 2008 NASA/ESA Conference on Adaptive Hardware and Systems.