Nanoscale MOSFET modeling for the design of low-power analog and RF circuits

This paper presents the simplified charge-based EKV MOSFET model and shows that it can be used for advanced CMOS processes despite its very few parameters. The concept of inversion coefficient is then presented as an essential design parameter that spans the entire range of operating points from weak via moderate to strong inversion, including the effect of velocity saturation. It is then used to describe the basic trade-offs faced in the design of single-stage amplifiers between bias current and transconductance, gain-bandwidth and thermal noise. Several figures-of-merit based on the inversion coefficient, especially suitable for the design of low-power analog and RF circuits, are then presented. These figures-of-merit incorporate the various trade-offs encountered in analog and RF circuit design and can be used as design guidelines for optimizing a design. Finally, the simplicity of the inversion coefficient based analytical models is emphasized by their favorable comparison against measurements of commercial 40-nm and 28-nm bulk CMOS processes and with simulations using the BSIM6 model.

[1]  Christian Enz,et al.  CMOS low-power analog circuit design , 1996, Emerging Technologies: Designing Low Power Digital Systems.

[2]  Maria-Anna Chalkiadaki,et al.  Characterization and modeling of nanoscale MOSFET for ultra-low power RF IC design , 2016 .

[3]  R. Troutman,et al.  Simple model for threshold voltage in a short-channel IGFET , 1977, IEEE Transactions on Electron Devices.

[4]  C. C. Enz,et al.  Figure-of-merit for optimizing the current-efficiency of low-power RF circuits , 2011, Proceedings of the 18th International Conference Mixed Design of Integrated Circuits and Systems - MIXDES 2011.

[5]  Christian Enz,et al.  Nanoscale MOSFET modeling for low-power RF design using the inversion coefficient , 2015, 2015 Asia-Pacific Microwave Conference (APMC).

[6]  Anurag Mangla,et al.  Modeling nanoscale quasi-ballistic MOS transistors , 2014 .

[7]  J. Fellrath,et al.  CMOS analog integrated circuits based on weak inversion operations , 1977 .

[8]  Ahmad Bahai.  Ultra-low energy systems: Analog to information , 2016, ESSCIRC Conference 2016: 42nd European Solid-State Circuits Conference.

[9]  Christian C. Enz,et al.  RF Small-Signal and Noise Modeling Including Parameter Extraction of Nanoscale MOSFET From Weak to Strong Inversion , 2015, IEEE Transactions on Microwave Theory and Techniques.

[10]  Christian Enz,et al.  Design of ultra low-power RF oscillators based on the inversion coefficient methodology using BSIM6 model , 2016, Int. J. Circuit Theory Appl..

[11]  C. Hu,et al.  Threshold voltage model for deep-submicrometer MOSFETs , 1993 .

[12]  Thierry Melly.  Conception d'un émetteur-récepteur à faible consommation intégré en technologie CMOS , 2000 .

[13]  Willy M. C. Sansen.  Analog design procedures for channel lengths down to 20 nm , 2013, 2013 IEEE 20th International Conference on Electronics, Circuits, and Systems (ICECS).

[14]  N. Arora.  MOSFET Models for VLSI Circuit Simulation , 1993 .

[15]  Y. Deval,et al.  A 60µW LNA for 2.4 GHz wireless sensors network applications , 2011, 2011 IEEE Radio Frequency Integrated Circuits Symposium.

[16]  Ali M. Niknejad,et al.  BSIM6: Analog and RF Compact Model for Bulk MOSFET , 2014, IEEE Transactions on Electron Devices.

[17]  Christian C. Enz,et al.  Low-power analog/RF circuit design based on the inversion coefficient , 2015, ESSCIRC Conference 2015 - 41st European Solid-State Circuits Conference (ESSCIRC).

[18]  P. Heydari,et al.  Ultra-low power RFIC design using moderately inverted MOSFETs: an analytical/experimental study , 2006, IEEE Radio Frequency Integrated Circuits (RFIC) Symposium, 2006.

[19]  E. Vittoz,et al.  An analytical MOS transistor model valid in all regions of operation and dedicated to low-voltage and low-current applications , 1995 .

[20]  Willy Sansen,et al.  analog design essentials , 2011 .

[21]  Willy Sansen,et al.  Minimum Power in Analog Amplifying Blocks: Presenting a Design Procedure , 2015, IEEE Solid-State Circuits Magazine.

[22]  D.M. Binkley,et al.  Tradeoffs and Optimization in Analog CMOS Design , 2008, 2007 14th International Conference on Mixed Design of Integrated Circuits and Systems.

[23]  E. Vittoz,et al.  Charge-Based MOS Transistor Modeling , 2006 .

[24]  Christian Enz,et al.  Charge-Based MOS Transistor Modeling: The EKV Model for Low-Power and RF IC Design , 2006 .

[25]  Yann Deval,et al.  Design methodology for ultra low-power analog circuits using next generation BSIM6 MOSFET compact model , 2013, Microelectron. J..

[26]  Willy M. C. Sansen,et al.  1.3 Analog CMOS from 5 micrometer to 5 nanometer , 2015, 2015 IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers.