Low-voltage memories for power-aware systems

This paper describes low-voltage RAM designs for stand-alone and embedded memories in terms of signal-to-noise-ratio designs of RAM cells and subthreshold-current reduction.First, structures and areas of current DRAM and SRAM cells are discussed. Next, low-voltage peripheral circuits that have been proposed so far are reviewed with focus on subthreshold-current reduction, speed variation, on-chip voltage conversion, and testing.Finally, based on the above discussion, a perspective is given with emphasis on needs for high-speed simple non-volatile RAMs, new devices/circuits for reducing active-mode leakage currents, and memory-rich SOC architectures.

[1]  T. Takayanagi,et al.  A bit-line leakage compensation scheme for low-voltage SRAM's , 2000, 2000 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.00CH37103).

[2]  Gwan-Hyeob Koh,et al.  A 0.13 /spl mu/m DRAM technology for giga bit density stand-alone and embedded DRAMs , 2000, 2000 Symposium on VLSI Technology. Digest of Technical Papers (Cat. No.00CH37104).

[3]  Takeshi Sakata,et al.  Two-Dimensional Power-Line Selection Scheme for Low Subthreshold-Current Multi-Gigabit DRAMs , 1993, ESSCIRC '93: Nineteenth European Solid-State Circuits Conference.

[4]  K. Ishibashi,et al.  0.4-V logic-library-friendly SRAM array using rectangular-diffusion cell and delta-boosted-array voltage scheme , 2004, IEEE Journal of Solid-State Circuits.

[5]  W. Rosner,et al.  Surrounding Gate Select Transistor for 4F2 Stacked Gbit DRAM , 2001, 31st European Solid-State Device Research Conference.

[6]  H. Mizuno,et al.  CMOS-logic-circuit-compatible DRAM circuit designs for wide-voltage and wide-temperature-range applications , 2000, 2000 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.00CH37103).

[7]  T. Sakata,et al.  Switched-source-impedance CMOS circuit for low standby subthreshold current giga-scale LSI's , 1993, Symposium 1993 on VLSI Circuits.

[8]  Kouichi Kanda,et al.  Design impact of positive temperature dependence of drain current in sub 1 V CMOS VLSIs , 1999, Proceedings of the IEEE 1999 Custom Integrated Circuits Conference (Cat. No.99CH36327).

[9]  Fu-Chieh Hsu,et al.  The ideal SoC memory: 1T-SRAM/sup TM/ , 2000, Proceedings of 13th Annual IEEE International ASIC/SOC Conference (Cat. No.00TH8541).

[10]  Stephen A. Parke,et al.  A novel Silicon-On-Insulator (SOI) MOSFET for ultra low voltage operation , 1994, Proceedings of 1994 IEEE Symposium on Low Power Electronics.

[11]  T. Kuroda,et al.  A 0.9V 150MHz 10mW 4mm^2 2-D Discrete Cosine Transform Core Processor with Variable Threshold Logic , 1996 .

[12]  Takayuki Kawahara,et al.  A circuit technology for sub-10-ns ECL 4-Mb BiCMOS DRAM's , 1991 .

[13]  T. Fujita,et al.  A 0.9 V 150 MHz 10 mW 4 mm/sup 2/ 2-D discrete cosine transform core processor with variable-threshold-voltage scheme , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[14]  J. Barth,et al.  A 300 MHz multi-banked eDRAM macro featuring GND sense, bit-line twisting and direct reference cell write , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).

[15]  H. Honda,et al.  A 500 MHz pipelined burst SRAM with improved SER immunity , 1999, 1999 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC. First Edition (Cat. No.99CH36278).

[16]  A.P. Chandrakasan,et al.  A 175 mV multiply-accumulate unit using an adaptive supply voltage and body bias (ASB) architecture , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).

[17]  Kiyoo Itoh,et al.  Low-Voltage Embedded-RAM Technology: Present and Future , 2001, VLSI-SOC.

[18]  T. Sakata,et al.  Reviews and prospects of high-density RAM technology , 2000, 2000 International Semiconductor Conference. 23rd Edition. CAS 2000 Proceedings (Cat. No.00TH8486).

[19]  D. Weiss,et al.  The on-chip 3 MB subarray based 3rd level cache on an Itanium microprocessor , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).

[20]  K. Itoh,et al.  Phase-state low electron-number drive random access memory (PLEDM) , 2000, 2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056).

[21]  Kuo-Lung Chen,et al.  An embedded 1.2 V-read flash memory module in a 0.18 /spl mu/m logic process , 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177).

[22]  Jinwook Lee,et al.  A 3.3 V 1 Gb multi-level NAND flash memory with non-uniform threshold voltage distribution , 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177).

[23]  H. Mizuno,et al.  A 18 /spl mu/A-standby-current 1.8 V 200 MHz microprocessor with self substrate-biased data-retention mode , 1999, 1999 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC. First Edition (Cat. No.99CH36278).

[24]  P. K. Naji.  A 256kb 3.0V 1T1MTJ nonvolatile magetresistive RAM , 2001 .

[25]  Kiyoo Itoh,et al.  A low-impedance open-bitline array for multigigabit DRAM , 2002 .

[26]  Atila Alvandpour,et al.  A 0.13um 6GHz 256x32b Leakage-tolerant Register File , 2001, VLSIC 2001.

[27]  T. Kuroda.  A 0.9V 150MHz 10mW 4mm^2 2-D Discrete Cosine Transform Core Processor with Variable-Threshold-Voltage Scheme , 1996 .

[28]  Howard Leo Kalter,et al.  A 50-ns 16-Mb DRAM with a 10-ns data rate and on-chip ECC , 1990 .

[29]  Saied N. Tehrani,et al.  7.6 A 256kb 3.0V 1T1MTJ Nonvolatile Magnetoresistive RAM , 2001 .

[30]  V. De,et al.  The scaling of data sensing schemes for high speed cache design in sub-0.18 /spl mu/m technologies , 2000, 2000 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.00CH37103).

[31]  Shuichi Kawashima,et al.  A low-power SRAM using improved charge transfer sense amplifiers and a dual-Vth CMOS circuit scheme , 1998, 1998 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.98CH36215).

[32]  H. Toyoshima,et al.  A 16-Mb 400-MHz loadless CMOS four-transistor SRAM macro , 2000, IEEE Journal of Solid-State Circuits.

[33]  T. Lowrey,et al.  Ovonic unified memory - a high-performance nonvolatile memory technology for stand-alone memory and embedded applications , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).

[34]  A. Alvandpour,et al.  A conditional keeper technique for sub-0.13/spl mu/ wide dynamic gates , 2001, 2001 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.01CH37185).

[35]  T. Ghani,et al.  Effectiveness of reverse body bias for leakage control in scaled dual Vt CMOS ICs , 2001, ISLPED'01: Proceedings of the 2001 International Symposium on Low Power Electronics and Design (IEEE Cat. No.01TH8581).

[36]  M. Aoki,et al.  Subthreshold current reduction for decoded-driver by self-reverse biasing (DRAMs) , 1993 .

[37]  Takeshi Sakata,et al.  Subthreshold-current reduction circuits for multi-gigabit DRAM's , 1994 .

[38]  Kazuhisa Miyamoto,et al.  Design methodology of high performance microprocessor using ultra-low threshold voltage CMOS , 2001, Proceedings of the IEEE 2001 Custom Integrated Circuits Conference (Cat. No.01CH37169).

[39]  Hongil Yoon,et al.  A 4 Gb DDR SDRAM with gain-controlled pre-sensing and reference bitline calibration schemes in the twisted open bitline architecture , 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177).

[40]  K. Itoh,et al.  A deep sub-V, single power-supply SRAM cell with multi-V/sub T/, boosted storage node and dynamic load , 1996, 1996 Symposium on VLSI Circuits. Digest of Technical Papers.

[41]  G. Ono,et al.  A 1000-MIPS/W microprocessor using speed adaptive threshold-voltage CMOS with forward bias , 2000, 2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056).

[42]  Kouichi Kanda,et al.  Design impact of positive temperature dependence of drain current in sub 1 V CMOS VLSIs , 1999 .