A high-level ASIC design tool for digital signal processing

An integrated application-specific IC (ASIC) design environment is realized for high-performance digital signal processing (DSP). Although by necessity more restrictive than a general-purpose ASIC design system, it is able to support the rapid specification and verification of dedicated DSP engines of arbitrary throughput, accuracy and functional complexity. This is achieved by targeting a generic pipelined integer arithmetic processing architecture, which is flexible enough in its use of innate parallelism to meet a wide range of throughput requirements with minimal waste of resources. The principal components of the tool are outlined, and its statistical analysis capability is illustrated with a transversal matched filter example.<<ETX>>

[1]  Joos Vandewalle,et al.  Loop Optimization in Register-Transfer Scheduling for DSP-Systems , 1989, 26th ACM/IEEE Design Automation Conference.

[2]  Barry A. Blesser Digitization of Audio: A Comprehensive Examination of Theory, Implementation, and Current Practice , 1978 .

[3]  Miodrag Potkonjak,et al.  A Scheduling and Resource Allocation Algorithm for Hierarchical Signal Flow Graphs , 1989, 26th ACM/IEEE Design Automation Conference.

[4]  R. Hartley,et al.  A high speed FIR filter designed by compiler , 1989, 1989 Proceedings of the IEEE Custom Integrated Circuits Conference.

[5]  S. G. Smith,et al.  Generic ASIC architecture for digital signal processing , 1989, Proceedings 1989 IEEE International Conference on Computer Design: VLSI in Computers and Processors.

[6]  J. R. Klauder,et al.  The design of radar signals having both high range resolution and high velocity resolution , 1960 .