Motivation from a Full-Rate Specific Design to a DSP Core Approach for GSM Vocoders

The Global System for Mobile (GSM) communications uses a 13Kbps vocoder which expands to 22.8Kbps after channel codiilg. To increase the user capacity the half-rate chumlel has a gross transfer rate of 11.4Kbps. The vocoder for the hulf-rate channels operates at 5.6Kbps. To obtain better performance, GSM introduced eilhanced full-rate vocoder which operates at 12.2Kbps. The computational requirements of these vocoders require the design of an entirely new digital signal processing architecture geared towards 1-D signal and speech processing. In this paper, at first the architecture of a specific design for full-rate vocoder is introduced, then according to the results of this architecture and common features available in all ttu-ee vocoders, a DSP Core for implementing these vocoders is suggested. The architecture of the DSP Core is characterized by pipelining and parallel operation of functional units. This Core is a 16-bit fixed-point processor implemented on an FPGA and can be used as a real-time GSM vocoder.

[1]  Junchen Du,et al.  GSM EFR implementation for TRAU application on DSP16000 , 1999, 1999 IEEE International Conference on Acoustics, Speech, and Signal Processing. Proceedings. ICASSP99 (Cat. No.99CH36258).

[2]  Jari Nurmi,et al.  A DSP core for speech coding applications , 1994, Proceedings of ICASSP '94. IEEE International Conference on Acoustics, Speech and Signal Processing.

[3]  Chaitali Chakrabarti,et al.  High-level design synthesis of a low power, VLIW processor for the IS-54 VSELP speech encoder , 1997, Proceedings International Conference on Computer Design VLSI in Computers and Processors.

[4]  Hossein Pedram,et al.  FPGA implementation of a DSP core for full rate and half rate GSM vocoders , 2000 .

[5]  Kwang Bok Lee,et al.  Power efficient architectures for VSELP speech coders , 1997 .

[6]  Sivanand Simanapalli,et al.  DSP16000: a high performance, low-power dual-MAC DSP core for communications applications , 1998, Proceedings of the IEEE 1998 Custom Integrated Circuits Conference (Cat. No.98CH36143).

[7]  Etsi Secretariat,et al.  Digital cellular telecommunications system (Phase 2+); Enhanced Full Rate (EFR) speech transcoding , 1998 .