Exploring Instruction Fusion Opportunities in General Purpose Processors