FPGA based trustworthy authentication technique using Physically Unclonable Functions and artificial intelligence

Field Programmable Gate Arrays (FPGAs) need built-in security not only to prevent reverse engineering, but also to prevent hacking and cloning while reconfiguring or partially reconfiguring the devices. To counter such threats, methodologies for preventing IC piracy have been developed that require a unique signature key for every fabricated chip. Physically Unclonable Functions (PUFs) can be used for such signature generation. This paper presents a design for cryptographic applications that can be implemented on an FPGA taking advantage of its unique architecture. The research is divided into three parts: The first part of the research involves development of techniques for the generation of uniquely distinguishable responses from Ring Oscillator PUFs. The second part involves development of error correction technique using Artificial Neural Networks. The third part involves a hashing function to redress the response bits. The proposed design is implemented on several Xilinx Spartan FPGAs and the Hamming distances for the responses are computed and analyzed. The uniqueness of the responses is found to be 49.0625%. It is also found that the results of the proposed error correction code are computationally efficient as compared to the conventional BCH codes.

[1]  Srinivas Devadas,et al.  Secure and robust error correction for physical unclonable functions , 2010, IEEE Design & Test of Computers.

[2]  Sandra Dominikus,et al.  A hardware implementation of MD4-family hash algorithms , 2002, 9th International Conference on Electronics, Circuits and Systems.

[3]  Miodrag Potkonjak,et al.  Techniques for Design and Implementation of Secure Reconfigurable PUFs , 2009, TRETS.

[4]  Claudia Eckert,et al.  Improving the quality of ring oscillator PUFs on FPGAs , 2010, WESS '10.

[5]  Odysseas G. Koufopavlou,et al.  Implementation of the SHA-2 Hash Family Standard Using FPGAs , 2005, The Journal of Supercomputing.

[6]  Srinivas Devadas,et al.  Modeling attacks on physical unclonable functions , 2010, CCS '10.

[7]  BART KOSKO,et al.  Bidirectional associative memories , 1988, IEEE Trans. Syst. Man Cybern..

[8]  G. Edward Suh,et al.  Physical Unclonable Functions for Device Authentication and Secret Key Generation , 2007, 2007 44th ACM/IEEE Design Automation Conference.

[9]  Gang Qu,et al.  Temperature-aware cooperative ring oscillator PUF , 2009, 2009 IEEE International Workshop on Hardware-Oriented Security and Trust.

[10]  Michael Negnevitsky,et al.  Artificial Intelligence: A Guide to Intelligent Systems , 2001 .

[11]  Jason Helge Anderson,et al.  A PUF design for secure FPGA-based embedded systems , 2010, 2010 15th Asia and South Pacific Design Automation Conference (ASP-DAC).

[12]  Amit Kumar Gupta,et al.  BI DIRECTIONAL ASSOCIATIVE MEMORY NEURAL NETWORK METHOD IN THE CHARACTER RECOGNITION , 2009 .

[13]  Patrick Schaumont,et al.  A Systematic Method to Evaluate and Compare the Performance of Physical Unclonable Functions , 2011, IACR Cryptol. ePrint Arch..

[14]  Daisuke Suzuki,et al.  The Glitch PUF: A New Delay-PUF Architecture Exploiting Glitch Shapes , 2010, CHES.

[15]  Leyla Nazhandali,et al.  Circuit-level techniques for reliable Physically Uncloneable Functions , 2009, 2009 IEEE International Workshop on Hardware-Oriented Security and Trust.

[16]  Srinivas Devadas,et al.  Lightweight and Secure PUF Key Storage Using Limits of Machine Learning , 2011, CHES.

[17]  Helena Handschuh,et al.  Hardware intrinsic security from D flip-flops , 2010, STC '10.