High-performance spiking neural net accelerators for embedded computer vision applications
暂无分享,去创建一个
[1] Richard G. Baraniuk,et al. Sparse Coding via Thresholding and Local Competition in Neural Circuits , 2008, Neural Computation.
[2] Zhengya Zhang,et al. A Sparse Coding Neural Network ASIC With On-Chip Learning for Feature Extraction and Encoding , 2015, IEEE Journal of Solid-State Circuits.
[3] Zhengya Zhang,et al. A 6.67mW sparse coding ASIC enabling on-chip learning and inference , 2014, 2014 Symposium on VLSI Circuits Digest of Technical Papers.
[4] Zhengya Zhang,et al. A 640M pixel/s 3.65mW sparse event-driven neuromorphic object recognition processor with on-chip learning , 2015, 2015 Symposium on VLSI Circuits (VLSI Circuits).
[5] Zhengya Zhang,et al. A 127mW 1.63TOPS sparse spatio-temporal cognitive SoC for action classification and motion tracking in videos , 2017, 2017 Symposium on VLSI Circuits.
[6] David J. Field,et al. Emergence of simple-cell receptive field properties by learning a sparse code for natural images , 1996, Nature.
[7] Michael Robert DeWeese,et al. A Sparse Coding Model with Synaptically Local Plasticity and Spiking Neurons Can Account for the Diverse Shapes of V1 Simple Cell Receptive Fields , 2011, PLoS Comput. Biol..