Resource-Efficient Scheduling for Partially-Reconfigurable FPGA-Based Systems

In this paper we present a novel scheduling technique for partially-reconfigurable FPGA-based systems that allows to achieve high quality results in terms of overall application execution time. The proposed algorithm exploits the notion of resource efficient task implementations in order to reduce the overhead incurred by partial dynamic reconfiguration and increase the number of concurrent tasks that can be hosted on the reconfigurable logic as hardware accelerators. We evaluate a fast deterministic version of the scheduler that is able to find good quality solutions in a small amount of time and a randomized version of the approach that can be executed multiple times to improve the final result.

[1]  Jürgen Teich,et al.  Optimal FPGA module placement with temporal precedence constraints , 2001, Proceedings Design, Automation and Test in Europe. Conference and Exhibition 2001.

[2]  Nikil D. Dutt,et al.  PARLGRAN: parallelism granularity selection for scheduling task chains on dynamically reconfigurable architectures , 2006, Asia and South Pacific Conference on Design Automation, 2006..

[3]  Marco D. Santambrogio,et al.  PaRA-Sched: A Reconfiguration-Aware Scheduler for Reconfigurable Architectures , 2014, 2014 IEEE International Parallel & Distributed Processing Symposium Workshops.

[4]  Marco D. Santambrogio,et al.  A multiobjective reconfiguration-aware scheduler for FPGA-based heterogeneous architectures , 2015, 2015 International Conference on ReConFigurable Computing and FPGAs (ReConFig).

[5]  Wayne Luk,et al.  Mapping and scheduling with task clustering for heterogeneous computing systems , 2008, 2008 International Conference on Field Programmable Logic and Applications.

[6]  Patrick Schaumont,et al.  A Hardware-Software Partitioning and Scheduling Algorithm for Dynamically Reconfigurable Embedded Systems , 2000 .

[7]  Majid Sarrafzadeh,et al.  An optimal algorithm for minimizing run-time reconfiguration delay , 2004, TECS.

[8]  Nikil D. Dutt,et al.  Integrating Physical Constraints in HW-SW Partitioning for Architectures With Partial Dynamic Reconfiguration , 2006, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[9]  Marco D. Santambrogio,et al.  Floorplanning for Partially-Reconfigurable FPGAs via Feasible Placements Detection , 2015, 2015 IEEE 23rd Annual International Symposium on Field-Programmable Custom Computing Machines.

[10]  Seda Ogrenci Memik,et al.  An ILP Formulation for the Task Graph Scheduling Problem Tailored to Bi-dimensional Reconfigurable Architectures , 2008, 2008 International Conference on Reconfigurable Computing and FPGAs.

[11]  Kizheppatt Vipin,et al.  Architecture-Aware Reconfiguration-Centric Floorplanning for Partial Reconfiguration , 2012, ARC.