Low energy memory component design for cost-sensitive high performance embedded systems

Although memory has been shown to be a crucial component of the total system energy dissipation, few low energy memory design techniques exist. This paper presents for the first time a network flow approach to minimizing the energy dissipation of memory components during systems synthesis. The number of external and internal memory accesses and the number of extra computations (or data regeneration) for each task is optimized to minimize the total estimated system energy dissipation. This is unlike previous research which has only discussed adhoc suggestions for this problem. Results for a large complex real industrial application, audio compression, donated by Motorola, show that estimated energy savings of 2 to 10 times per task contributed 2.7 times energy savings for the embedded system. This research is important for industry since energy dissipation consideration at the early stages of design is crucial for mapping high performance applications into cost-efficient and reliable systems.

[1]  Anantha P. Chandrakasan,et al.  A low-power chipset for a portable multimedia I/O terminal , 1994 .

[2]  P. M. Chau,et al.  A model for estimating power dissipation in a class of DSP VLSI chips , 1991 .

[3]  K. Keutzer,et al.  The impact of CAD on the design of low power digital circuits , 1994, Proceedings of 1994 IEEE Symposium on Low Power Electronics.

[4]  M. Horowitz,et al.  Low-power digital design , 1994, Proceedings of 1994 IEEE Symposium on Low Power Electronics.

[5]  Hugo De Man,et al.  Global Communication and Memory Optimizing Transformations for Low Power Systems , 1994 .

[6]  Miodrag Potkonjak,et al.  Optimizing power using transformations , 1995, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[7]  Herman Schmit,et al.  Array mapping in behavioral synthesis , 1995 .

[8]  Jan M. Rabaey,et al.  Low-power design of memory intensive functions , 1994, Proceedings of 1994 IEEE Symposium on Low Power Electronics.

[9]  Harold S. Stone,et al.  Multiprocessor Scheduling with the Aid of Network Flow Algorithms , 1977, IEEE Transactions on Software Engineering.

[10]  Mike Tien-Chien Lee,et al.  A memory allocation technique for low-energy embedded DSP software , 1995, 1995 IEEE Symposium on Low Power Electronics. Digest of Technical Papers.

[11]  Laurence A. Wolsey,et al.  Integer and Combinatorial Optimization , 1988 .

[12]  Sharad Malik,et al.  Power analysis of embedded software: a first step towards software power minimization , 1994, IEEE Trans. Very Large Scale Integr. Syst..