A memory-reduced direct digital frequency synthesizer for OFDM receiver systems

Digital direct frequency synthesizer (DDFS) can be used to correct the carrier frequency offset (CFO) whose estimation and recovery are essential important in OFDM receiver systems. Traditional DDFS makes use of modulus 2N arithmetic and may provide fine frequency tuning capabilities using a sine/cosine look up table. However, straightforward implementation results in enormous amounts of memory and power consumption. This paper proposes a novel DDFS according to the adopted CFO recovery scheme, in which the integer CFO is corrected after the FFT by summing a constant to the index used to read the results of the FFT and the decimal CFO can be compensated with tuning on the increment word of the DDFS of the mixer. Its phase accumulator and ROM are split into three smaller parts based on the trigonometric approximate. Further, according to their characteristics each one has been compressed. Performance analysis has been carried out and shows that 96% and 61% memory reduction can be achieved compared with Moran and Memoyo's method and Kesoulis's method, respectively. The design will be implemented in OFDM such as DVB-T systems.

[1]  Lei Wei,et al.  Synchronization requirements for multi-user OFDM on satellite mobile and two-path Rayleigh fading channels , 1995, IEEE Trans. Commun..

[2]  A.M. Fahim,et al.  Low-power direct digital frequency synthesis for wireless communications , 2000, IEEE Journal of Solid-State Circuits.

[3]  D.R. Moran,et al.  Novel Direct Digital Synthesizer Design for OFDM Digital Receivers , 2006, 2006 European Conference on Wireless Technology.

[4]  Jie Chen,et al.  Joint estimation of symbol timing and carrier frequency offset of OFDM signals over fast time-varying multipath channels , 2005, IEEE Transactions on Signal Processing.

[5]  Bar-Giora Goldberg Digital Frequency Synthesis Demystified: DDS and Fractional-n Plls , 1999 .

[6]  Giovanni Santella,et al.  A frequency and symbol synchronization system for OFDM signals: architecture and simulation results , 2000, IEEE Trans. Veh. Technol..

[7]  F. Kroupa 1993 IEEE INTERNATIONAL FREQUENCY CONTROL SYMPOSIUM DISCRETE SPURIOUS SIGNALS AND BACKGROUND NOISE IN DIRECT DIGITAL FREQUENCY SYNTHESIZERS , 1993 .

[8]  Per Ola Börjesson,et al.  ML estimation of time and frequency offset in OFDM systems , 1997, IEEE Trans. Signal Process..

[9]  Dhamin Al-Khalili,et al.  Novel approach to the design of direct digital frequency synthesizers based on linear interpolation , 2003 .

[10]  Dimitrios Soudris,et al.  Designing Low Power Direct Digital Frequency Synthesizers , 2003, VLSI-SOC.

[11]  H. Samueli,et al.  An Analysis of the Output Spectrum of Direct Digital Frequency Synthesizers in the Presence of Phase-Accumulator Truncation , 1987, 41st Annual Symposium on Frequency Control.

[12]  Tsuneo Tsukahara,et al.  A 2-V, 2-GHz low-power direct digital frequency synthesizer chip-set for wireless communication , 1998 .