Dynamic Interval Polling and Pipelined Post I/O Processing for Low-Latency Storage Class Memory
暂无分享,去创建一个
[1] Rajesh K. Gupta,et al. Moneta: A High-Performance Storage Array Architecture for Next-Generation, Non-volatile Memories , 2010, 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture.
[2] Frank Hady,et al. When poll is better than interrupt , 2012, FAST.
[3] Hsien-Hsin S. Lee,et al. Security refresh: prevent malicious wear-out and increase durability for phase-change memory with dynamically randomized address mapping , 2010, ISCA.
[4] David J. Lilja,et al. High performance solid state storage under Linux , 2010, 2010 IEEE 26th Symposium on Mass Storage Systems and Technologies (MSST).
[5] Onur Mutlu,et al. Architecting phase change memory as a scalable dram alternative , 2009, ISCA '09.
[6] Winfried W. Wilcke,et al. Storage-class memory: The next storage system technology , 2008, IBM J. Res. Dev..
[7] Christopher Frost,et al. Better I/O through byte-addressable, persistent memory , 2009, SOSP '09.
[8] Rajesh K. Gupta,et al. Onyx: A Prototype Phase Change Memory Storage Array , 2011, HotStorage.
[9] Hyeonsang Eom,et al. Exploiting Peak Device Throughput from Random Access Workload , 2012, HotStorage.
[10] Vijayalakshmi Srinivasan,et al. Scalable high performance main memory system using phase-change memory technology , 2009, ISCA '09.
[11] Akshat Verma,et al. Shredder: GPU-accelerated incremental storage and computation , 2012, FAST.