Trends and challenges in LDPC hardware decoders

Over the last decade low density parity check (LDPC) codes have received significant attention due to their superior error correction performance, and have been adopted by recent communication standards such as 10 Gigabit Ethernet (10GBASE-T), digital video broadcasting (DVB-S2), WiMAX (802.16e), Wi-Fi (802.11n) and 60 GHz WPAN (802.15.3c). While there has been much research on LDPC decoders and their VLSI implementations, many diffculties to achieve requirements remain such as lower error floors, reduced interconnect complexities, smaller die areas, lower power dissipation, and design reconfigurability (run-time) to support multiple code lengths and code rates. This paper provides an overview of current research in LDPC decoder algorithms and architectures that are well suited for hardware implementations. Near and long-term trends of next generation LDPC requirements are made and an analysis of how current architectures will fare with the increasing demands on throughput, BER performance, power dissipation, and chip area (among others) that will be necessary for the widespread adoption of LDPC codecs in near-future applications.

[1]  Hideki Imai,et al.  Reduced complexity iterative decoding of low-density parity check codes based on belief propagation , 1999, IEEE Trans. Commun..

[2]  Shyh-Jye Jou,et al.  An LDPC Decoder Chip Based on Self-Routing Network for IEEE 802.16e Applications , 2008, IEEE Journal of Solid-State Circuits.

[3]  Zhi Ding,et al.  A Two-Stage Iterative Decoding of LDPC Codes for Lowering Error Floors , 2008, IEEE GLOBECOM 2008 - 2008 IEEE Global Telecommunications Conference.

[4]  Tinoosh Mohsenin,et al.  High-Throughput LDPC Decoders Using A Multiple Split-Row Method , 2007, 2007 IEEE International Conference on Acoustics, Speech and Signal Processing - ICASSP '07.

[5]  Sachin S. Sapatnekar,et al.  Routing Congestion in VLSI Circuits - Estimation and Optimization , 2007, Series on Integrated Circuits and Systems.

[6]  Frank R. Kschischang,et al.  A 3.3-Gbps bit-serial block-interlaced min-sum LDPC decoder in 0.13-μm CMOS , 2007, 2007 IEEE Custom Integrated Circuits Conference.

[7]  Marc P. C. Fossorier,et al.  Quasi-Cyclic Low-Density Parity-Check Codes From Circulant Permutation Matrices , 2004, IEEE Trans. Inf. Theory.

[8]  Krzysztof Iniewski,et al.  VLSI Circuits for Biomedical Applications , 2008 .

[9]  A. Blanksby,et al.  A 690-mW 1-Gb/s 1024-b, rate-1/2 low-density parity-check code decoder , 2001, IEEE J. Solid State Circuits.

[10]  Jinghu Chen,et al.  Near optimum universal belief propagation based decoding of low-density parity check codes , 2002, IEEE Trans. Commun..

[11]  Joseph R. Cavallaro,et al.  Unified decoder architecture for LDPC/turbo codes , 2008, 2008 IEEE Workshop on Signal Processing Systems.

[12]  Lara Dolecek,et al.  Lowering LDPC Error Floors by Postprocessing , 2008, IEEE GLOBECOM 2008 - 2008 IEEE Global Telecommunications Conference.

[13]  Naveen Verma,et al.  Ultralow-power electronics for biomedical applications. , 2008, Annual review of biomedical engineering.

[14]  Tinoosh Mohsenin,et al.  Split-Row: A Reduced Complexity, High Throughput LDPC Decoder Architecture , 2006, 2006 International Conference on Computer Design.

[15]  Mohammed Atiquzzaman,et al.  VLSI Architectures for Layered Decoding for Irregular LDPC Codes of WiMax , 2007, 2007 IEEE International Conference on Communications.

[16]  An-Yeu Wu,et al.  A triple-mode LDPC decoder design for IEEE 802.11n SYSTEM , 2009, 2009 IEEE International Symposium on Circuits and Systems.

[17]  Liesbet Van der Perre,et al.  A unified instruction set programmable architecture for multi-standard advanced forward error correction , 2008, 2008 IEEE Workshop on Signal Processing Systems.

[18]  Tinoosh Mohsenin,et al.  An Improved Split-Row Threshold Decoding Algorithm for LDPC Codes , 2009, 2009 IEEE International Conference on Communications.

[19]  Ryuji Kohno,et al.  IEEE body area networks and medical implant communications , 2008, BODYNETS.

[20]  Tinoosh Mohsenin,et al.  A Low-Complexity Message-Passing Algorithm for Reduced Routing Congestion in LDPC Decoders , 2010, IEEE Transactions on Circuits and Systems I: Regular Papers.

[21]  Frank R. Kschischang,et al.  Power Reduction Techniques for LDPC Decoders , 2008, IEEE Journal of Solid-State Circuits.

[22]  Thomas J. Richardson,et al.  Error Floors of LDPC Codes , 2003 .

[23]  Tong Zhang,et al.  Area-Efficient Min-Sum Decoder Design for High-Rate Quasi-Cyclic Low-Density Parity-Check Codes in Magnetic Recording , 2007, IEEE Transactions on Magnetics.

[24]  D.E. Hocevar,et al.  A reduced complexity decoder architecture via layered decoding of LDPC codes , 2004, IEEE Workshop onSignal Processing Systems, 2004. SIPS 2004..

[25]  T. Mohsenin,et al.  A thresholding algorithm for improved Split-Row decoding of LDPC codes , 2008, 2008 42nd Asilomar Conference on Signals, Systems and Computers.

[26]  E.M. Kurtas,et al.  The search for a practical iterative detector for magnetic recording , 2004, IEEE Transactions on Magnetics.

[27]  Tinoosh Mohsenin,et al.  Multi-Split-Row Threshold decoding implementations for LDPC codes , 2009, 2009 IEEE International Symposium on Circuits and Systems.

[28]  Martin J. Wainwright,et al.  A 47 Gb/s LDPC decoder with improved low error rate performance , 2009, 2009 Symposium on VLSI Circuits.

[29]  Xin-Yu Shih,et al.  An 8.29 mm$^{2}$ 52 mW Multi-Mode LDPC Decoder Design for Mobile WiMAX System in 0.13 $\mu$m CMOS Process , 2008, IEEE Journal of Solid-State Circuits.

[30]  Pascal Urard,et al.  A 360mW 105Mb/s DVB-S2 Compliant Codec based on 64800b LDPC and BCH Codes enabling Satellite-Transmission Portable Devices , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[31]  Daniel J. Costello,et al.  LDPC block and convolutional codes based on circulant matrices , 2004, IEEE Transactions on Information Theory.

[32]  Weijun Tan.  Design of Inner LDPC Codes for Magnetic Recording Channels , 2008, IEEE Transactions on Magnetics.

[33]  Shaohua Yang,et al.  Next generation iterative LDPC solutions for magnetic recording storage , 2008, 2008 42nd Asilomar Conference on Signals, Systems and Computers.

[34]  C.-J. Richard Shi,et al.  Sliced Message Passing: High Throughput Overlapped Decoding of High-Rate Low-Density Parity-Check Codes , 2008, IEEE Transactions on Circuits and Systems I: Regular Papers.

[35]  Mohammad M. Mansour,et al.  A 640-Mb/s 2048-bit programmable LDPC decoder chip , 2006, IEEE Journal of Solid-State Circuits.

[36]  Naresh R. Shanbhag,et al.  Turbo decoder architectures for low-density parity-check codes , 2002, Global Telecommunications Conference, 2002. GLOBECOM '02. IEEE.

[37]  A. J. Blanksby,et al.  A 690-mW 1-Gb/s 1024-b, rate-1/2 low-density parity-check code decoder , 2001, IEEE J. Solid State Circuits.

[38]  D.J.C. MacKay,et al.  Good error-correcting codes based on very sparse matrices , 1997, Proceedings of IEEE International Symposium on Information Theory.

[39]  Ajay Dholakia,et al.  Reduced-complexity decoding of LDPC codes , 2005, IEEE Transactions on Communications.

[40]  Ming Yang,et al.  A Fast Encoding Method of QC-LDPC Code Used in ABS-S System , 2009, 2009 Pacific-Asia Conference on Circuits, Communications and Systems.

[41]  裕幸 飯田,et al.  International Technology Roadmap for Semiconductors 2003の要求清浄度について － シリコンウエハ表面と雰囲気環境に要求される清浄度, 分析方法の現状について － , 2004 .

[42]  Wouter A. Serdijn,et al.  Circuits and Systems for Future Generations of Wireless Communications , 2009 .

[43]  Keshab K. Parhi,et al.  Overlapped message passing for quasi-cyclic low-density parity check codes , 2004, IEEE Transactions on Circuits and Systems I: Regular Papers.

[44]  Joseph R. Cavallaro,et al.  A low-power 1-Gbps reconfigurable LDPC decoder design for multiple 4G wireless standards , 2008, 2008 IEEE International SOC Conference.

[45]  R. Radojcic,et al.  Design for manufacturability for fabless manufactuers , 2009, IEEE Solid-State Circuits Magazine.