C-MOS/SOS LSI input/Output protection networks
暂无分享,去创建一个
An improved input and output electrical surge protection has been developed for C-MOS and MNOS large-scale integrated circuitry fabricated on sapphire. The failure mode was designed to be the input- or output-series limiting diffused resistor, which can be controlled reliably through the fabrication processes. Forward-bias diodes attenuate the overvoltage surges. Failure energies and voltages have been evaluated, and design equations are developed and verified.
[1] Claude L. Bertin,et al. Hybrid Protective Device for MOS-LSI Chips , 1976 .
[2] D. Wunsch,et al. Determination of Threshold Failure Levels of Semiconductor Diodes and Transistors Due to Pulse Voltages , 1968 .
[3] Loren W. Linholm,et al. Electrostatic Gate Protection using an Arc Gap Device , 1973 .
[4] W. B. Smith,et al. Filamentation in silicon‐on‐sapphire homogeneous thin films , 1973 .