Task scheduling for reliable cache architectures of multiprocessor systems

This paper presents a task scheduling method for reliable cache architectures (RCAs) of multiprocessor systems. The RCAs dynamically switch their operation modes for reducing the usage of vulnerable SRAMs under real-time constraints. A mixed integer programming model has been built for minimizing vulnerability under real-time constraints. Experimental results have shown that our task scheduling method achieved 47.7--99.9% less vulnerability than a conventional approach.

[1]  Xiaodong Li,et al.  SoftArch: an architecture-level tool for modeling and analyzing soft errors , 2005, 2005 International Conference on Dependable Systems and Networks (DSN'05).

[2]  N. Leland,et al.  Frequency dependence of soft error rates for sub-micron CMOS technologies , 2001, International Electron Devices Meeting. Technical Digest (Cat. No.01CH37224).

[3]  Mehdi Baradaran Tahoori,et al.  Vulnerability Analysis of L2 Cache Elements to Single Event Upsets , 2006, Proceedings of the Design Automation & Test in Europe Conference.

[4]  Ramalingam Sridhar,et al.  Time redundancy based scan flip-flop reuse to reduce SER of combinational logic , 2006, 7th International Symposium on Quality Electronic Design (ISQED'06).

[5]  Murakami Kazuaki,et al.  A Task Scheduling Method for Reliable Cache Architectures , 2006 .

[6]  John D. C. Little,et al.  On model building , 1993 .

[7]  C.W. Slayman,et al.  Cache and memory error detection, correction, and reduction techniques for terrestrial servers and workstations , 2005, IEEE Transactions on Device and Materials Reliability.

[8]  David A. Patterson,et al.  Computer Architecture: A Quantitative Approach , 1969 .

[9]  Koji Hashimoto,et al.  A simulation-based soft error estimation methodology for computer systems , 2006, 7th International Symposium on Quality Electronic Design (ISQED'06).

[10]  Trevor Mudge,et al.  MiBench: A free, commercially representative embedded benchmark suite , 2001 .

[11]  H. P. Williams,et al.  Model Building in Mathematical Programming , 1979 .

[12]  和彰 村上,et al.  An Analysis on a Tradeoff between Reliability and Performance and a Reliable Cache Architecture for Computer Systems , 2006 .

[13]  Joel Emer,et al.  Computing Architectural Vulnerability Factors for Address-Based Structures , 2005, ISCA 2005.

[14]  K. Soumyanath,et al.  Scaling trends of cosmic ray induced soft errors in static latches beyond 0.18 /spl mu/ , 2001, 2001 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.01CH37185).

[15]  R. Hokinson,et al.  Historical trend in alpha-particle induced soft error rates of the Alpha/sup TM/ microprocessor , 2001, 2001 IEEE International Reliability Physics Symposium Proceedings. 39th Annual (Cat. No.00CH37167).