A 4 GS/s 6-bit 4-2 segmented current-steering DAC with compact current cells

This paper presents a 6-bit 4GS/s current-steering digital-toanalog converter (DAC) for wideband systems. The 4-2 segmented structure is adopted for glitch reduction, and a dynamic decoder is proposed to maintain low power consumption and small area. In order to improve the high-frequency dynamic linearity, the forward-bias technique is employed to reduce the device sizes, and a compact one-dimensional (1-D) current source unit is used to further minimize the parasitic capacitance. The DAC is fabricated in 40-nm low-leakage CMOS process and occupies the active area of 0.036mm2. Over the entire Nyquist range, measurement results show a spurious free dynamic range (SFDR) of >39 dB at 2GS/s sampling rate and >29 dB at 4GS/s, respectively. The DAC consumes 28mW power from 1.1V supply voltage.

[1]  Joseph Sylvester Chang,et al.  A 10-GS/s 4-Bit Single-Core Digital-to-Analog Converter for Cognitive Ultrawidebands , 2017, IEEE Transactions on Circuits and Systems II: Express Briefs.

[2]  Bo Zhang,et al.  3.4 A 36Gb/s PAM4 transmitter using an 8b 18GS/S DAC in 28nm CMOS , 2015, 2015 IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers.

[3]  Christer Svensson,et al.  High-speed CMOS circuit technique , 1989 .

[4]  Arthur H. M. van Roermund,et al.  A 28-nm CMOS 1 V 3.5 GS/s 6-bit DAC With Signal-Independent Delta-I Noise DfT Scheme , 2015, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[5]  K. Bult,et al.  A 10-b, 500-MSample/s CMOS DAC in 0.6 mm2 , 1998, IEEE J. Solid State Circuits.

[6]  Wan Kim,et al.  A 6-bit 3.3GS/s Current-Steering DAC with Stacked Unit Cell Structure , 2012 .

[7]  Yi-Gyeong Kim,et al.  A 1 V 6-bit 2.4 GS/s Nyquist CMOS DAC for UWB systems , 2010, 2010 IEEE MTT-S International Microwave Symposium.

[8]  M.J.M. Pelgrom,et al.  Matching properties of MOS transistors , 1989 .

[9]  Arthur H. M. van Roermund,et al.  A 28-nm CMOS 7-GS/s 6-bit DAC With DfT Clock and Memory Reaching SFDR >50 dB Up to 1 GHz , 2015, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[10]  Tao Chen,et al.  The analysis and improvement of a current-steering DACs dynamic SFDR-I: the cell-dependent delay differences , 2006, IEEE Transactions on Circuits and Systems I: Regular Papers.

[11]  Michiel Steyaert,et al.  A 130 nm CMOS 6-bit full nyquist 3GS/s DAC , 2007, 2007 IEEE Asian Solid-State Circuits Conference.

[12]  Gabriel A. Rincon-Mora,et al.  A low-voltage, low quiescent current, low drop-out regulator , 1998, IEEE J. Solid State Circuits.