Solving the interconnect bottleneck. Optoelectronic FPGAs
暂无分享,去创建一个
The term smart-pixel architectures usually refers to systems that consist of optically connected electronic planes, having a regular two-dimensional structure, and in which the electronics form a high-performance array processing structure. We use the term smart-pixel interconnect to designate an optical interconnect that consists of a massive number of light sources or detectors placed on a two-dimensional grid, that interconnect to a similar array located on the surface of a neighboring chip. We do not imply any dedicated nature of the underlying electronics. Such smart-pixel interconnects are being considered as a possible way to solve or alleviate the rapidly worsening interconnect problems of VLSI.
[1] David A. B. Miller,et al. Limit to the Bit-Rate Capacity of Electrical Interconnects from the Aspect Ratio of the System Architecture , 1997, J. Parallel Distributed Comput..
[2] Jan M. Van Campenhout,et al. A quantitative analysis of the benefits of the use of area-I/O pads in FPGAs , 1997, Microprocess. Microsystems.
[3] Ashok V. Krishnamoorthy,et al. Firehose Architectures for Free-Space Optically Interconnected VLSI Circuits , 1997, J. Parallel Distributed Comput..