Hysteresis-Free Carbon Nanotube Field-Effect Transistors.

While carbon nanotube (CNT) field-effect transistors (CNFETs) promise high-performance and energy-efficient digital systems, large hysteresis degrades these potential CNFET benefits. As hysteresis is caused by traps surrounding the CNTs, previous works have shown that clean interfaces that are free of traps are important to minimize hysteresis. Our previous findings on the sources and physics of hysteresis in CNFETs enabled us to understand the influence of gate dielectric scaling on hysteresis. To begin with, we validate through simulations how scaling the gate dielectric thickness results in greater-than-expected benefits in reducing hysteresis. Leveraging this insight, we experimentally demonstrate reducing hysteresis to <0.5% of the gate-source voltage sweep range using a very large-scale integration compatible and solid-state technology, simply by fabricating CNFETs with a thin effective oxide thickness of 1.6 nm. However, even with negligible hysteresis, large subthreshold swing is still observed in the CNFETs with multiple CNTs per transistor. We show that the cause of large subthreshold swing is due to threshold voltage variation between individual CNTs. We also show that the source of this threshold voltage variation is not explained solely by variations in CNT diameters (as is often ascribed). Rather, other factors unrelated to the CNTs themselves (i.e., process variations, random fixed charges at interfaces) are a significant factor in CNT threshold voltage variations and thus need to be further improved.

[1]  H. Wong,et al.  Hysteresis in Carbon Nanotube Transistors: Measurement and Analysis of Trap Density, Energy Level, and Spatial Distribution. , 2016, ACS nano.

[2]  Shintaro Yamamichi,et al.  (Ba+Sr)/Ti ratio dependence of the dielectric properties for (Ba0.5Sr0.5)TiO3 thin films prepared by ion beam sputtering , 1994 .

[3]  J. Tersoff,et al.  Scaling of Device Variability and Subthreshold Swing in Ballistic Carbon Nanotube Transistors , 2015 .

[4]  W. Haensch,et al.  Toward high-performance digital logic technology with carbon nanotubes. , 2014, ACS nano.

[5]  Tae-Jun Ha,et al.  Highly stable hysteresis-free carbon nanotube thin-film transistors by fluorocarbon polymer encapsulation. , 2014, ACS applied materials & interfaces.

[6]  Mark S. Lundstrom,et al.  Sub-10 nm carbon nanotube transistor , 2011, 2011 International Electron Devices Meeting.

[7]  R. Krupke,et al.  Imaging defects and junctions in single-walled carbon nanotubes by voltage-contrast scanning electron microscopy , 2010 .

[8]  E. Burte,et al.  Thin High-Dielectric TiO2 Films Prepared by Low Pressure MOCVD , 1992, ESSDERC '92: 22nd European Solid State Device Research conference.

[9]  Subhasish Mitra,et al.  High-performance carbon nanotube field-effect transistors , 2014, 2014 IEEE International Electron Devices Meeting.

[10]  Ophir Vermesh,et al.  Hysteresis caused by water molecules in carbon nanotube field-effect transistors , 2003 .

[11]  H.-S. Philip Wong,et al.  Carbon nanotube computer , 2013, Nature.

[12]  K. Lister,et al.  Resist-assisted assembly of single-walled carbon nanotube devices with nanoscale precision , 2012 .

[13]  Lianmao Peng,et al.  Exploration of vertical scaling limit in carbon nanotube transistors , 2016 .

[14]  Hai Wei,et al.  Sensor-to-Digital Interface Built Entirely With Carbon Nanotube FETs , 2014, IEEE Journal of Solid-State Circuits.

[15]  M. D. Giles,et al.  The ultimate CMOS device and beyond , 2012, 2012 International Electron Devices Meeting.

[16]  H. Wong,et al.  Wafer-Scale Growth and Transfer of Aligned Single-Walled Carbon Nanotubes , 2009, IEEE Transactions on Nanotechnology.

[17]  John A. Rogers,et al.  Effect of variations in diameter and density on the statistics of aligned array carbon-nanotube field effect transistors , 2012 .

[18]  Ming-Ta Hsieh,et al.  MOSFET transistors fabricated with high permitivity TiO/sub 2/ dielectrics , 1997 .

[19]  Zhenan Bao,et al.  Efficient metallic carbon nanotube removal for highly-scaled technologies , 2015, 2015 IEEE International Electron Devices Meeting (IEDM).

[20]  W. Haensch,et al.  Origins and characteristics of the threshold voltage variability of quasiballistic single-walled carbon nanotube field-effect transistors. , 2015, ACS nano.

[21]  Hai Wei,et al.  VMR: VLSI-compatible metallic carbon nanotube removal for imperfection-immune cascaded multi-stage digital logic circuits using Carbon Nanotube FETs , 2009, 2009 IEEE International Electron Devices Meeting (IEDM).

[22]  Lianmao Peng,et al.  Highly Uniform Carbon Nanotube Field-Effect Transistors and Medium Scale Integrated Circuits. , 2016, Nano letters.

[23]  I. Esqueda,et al.  Charge trapping in aligned single-walled carbon nanotube arrays induced by ionizing radiation exposure , 2014 .

[24]  Lianmao Peng,et al.  Exploration of yttria films as gate dielectrics in sub-50 nm carbon nanotube field-effect transistors. , 2014, Nanoscale.

[25]  W. Brittain,et al.  Effect of clay type on morphology and thermal stability of PMMA–clay nanocomposites prepared by heterocoagulation method , 2004 .

[26]  H. Jung,et al.  Influence of Anatase-Rutile Phase Transformation on Dielectric Properties of Sol-Gel Derived TiO2 Thin Films , 2005 .

[27]  W. Haensch,et al.  Carbon nanotube complementary wrap-gate transistors. , 2013, Nano letters.

[28]  Kenji Natori,et al.  Thickness dependence of the effective dielectric constant in a thin film capacitor , 1998 .

[29]  K. Jiang,et al.  Inverse Hysteresis and Ultrasmall Hysteresis Thin‐Film Transistors Fabricated Using Sputtered Dielectrics , 2017 .

[30]  Yan Li,et al.  Self-aligned ballistic n-type single-walled carbon nanotube field-effect transistors with adjustable threshold voltage. , 2008, Nano letters.

[31]  M. Ieong,et al.  Silicon Device Scaling to the Sub-10-nm Regime , 2004, Science.

[32]  Jörg Appenzeller,et al.  Carbon Nanotubes for High-Performance Electronics—Progress and Prospect , 2008, Proceedings of the IEEE.