Impact of cell distance and well-contact density on neutron-induced Multiple Cell Upsets

We measured neutron-induced Single Event Upsets (SEUs) and Multiple Cell Upsets (MCUs) on Flip-Flops (FFs) in a 65 nm bulk CMOS process. Measurement results show that MCU / SEU is up to 23.4% and is exponentially decreased by the distance between latches on FFs. MCU rates can drastically be reduced by inserting well-contact arrays between FFs. The number of MCUs is reduced from 110 to 1 by inserting a well-contact array under power and ground rails.

[1]  H. Kobayashi,et al.  A novel technique for mitigating neutron-induced multi -cell upset by means of back bias , 2008, 2008 IEEE International Reliability Physics Symposium.

[2]  G. Gasiot,et al.  Multiple Cell Upsets as the Key Contribution to the Total SER of 65 nm CMOS SRAMs and Its Dependence on Well Engineering , 2007, IEEE Transactions on Nuclear Science.

[3]  N. Seifert,et al.  Multi-cell upset probabilities of 45nm high-k + metal gate SRAM devices in terrestrial and space environments , 2008, 2008 IEEE International Reliability Physics Symposium.

[4]  W. T. Holman,et al.  Layout Technique for Single-Event Transient Mitigation via Pulse Quenching , 2011, IEEE Transactions on Nuclear Science.

[5]  T. Calin,et al.  Upset hardened memory design for submicron CMOS technology , 1996 .

[6]  K. Soumyanath,et al.  Measurements and analysis of SER tolerant latch in a 90 nm dual-Vt CMOS process , 2003, Proceedings of the IEEE 2003 Custom Integrated Circuits Conference, 2003..

[7]  Vivek De,et al.  Measurements and analysis of SER-tolerant latch in a 90-nm dual-V/sub T/ CMOS process , 2004 .

[8]  Dan Krueger,et al.  Circuit Design for Voltage Scaling and SER Immunity on a Quad-Core Itanium® Processor , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[9]  L. W. Massengill,et al.  Estimation of hardened flip-flop neutron soft error rates using SRAM multiple-cell upset data in bulk CMOS , 2013, 2013 IEEE International Reliability Physics Symposium (IRPS).

[10]  J. S. Kauppila,et al.  A Hysteresis-Based D-Flip-Flop Design in 28 nm CMOS for Improved SER Hardness at Low Performance Overhead , 2012, IEEE Transactions on Nuclear Science.

[11]  J. Furuta,et al.  An Area-Efficient 65 nm Radiation-Hard Dual-Modular Flip-Flop to Avoid Multiple Cell Upsets , 2011, IEEE Transactions on Nuclear Science.

[12]  Ming Zhang,et al.  Combinational Logic Soft Error Correction , 2006, 2006 IEEE International Test Conference.

[13]  S. S. Chung,et al.  Spreading Diversity in Multi-cell Neutron-Induced Upsets with Device Scaling , 2006, IEEE Custom Integrated Circuits Conference 2006.

[14]  Masanori Hashimoto,et al.  Neutron induced single event multiple transients with voltage scaling and body biasing , 2011, 2011 International Reliability Physics Symposium.

[15]  L. W. Massengill,et al.  Neutron- and alpha-particle induced soft-error rates for flip flops at a 40 nm technology node , 2011, 2011 International Reliability Physics Symposium.

[16]  J. Furuta,et al.  Parasitic bipolar effects on soft errors to prevent simultaneous flips of redundant flip-flops , 2012, 2012 IEEE International Reliability Physics Symposium (IRPS).

[17]  Kazutoshi Kobayashi,et al.  Measurement of neutron-induced SET pulse width using propagation-induced pulse shrinking , 2011, 2011 International Reliability Physics Symposium.

[18]  C. Slayman,et al.  Theoretical Correlation of Broad Spectrum Neutron Sources for Accelerated Soft Error Testing , 2010, IEEE Transactions on Nuclear Science.

[19]  Koichiro Ishibashi,et al.  A soft-error hardened latch scheme for SoC in a 90 nm technology and beyond , 2004, Proceedings of the IEEE 2004 Custom Integrated Circuits Conference (IEEE Cat. No.04CH37571).

[20]  R. Allmon,et al.  On the radiation-induced soft error performance of hardened sequential elements in advanced bulk CMOS technologies , 2010, 2010 IEEE International Reliability Physics Symposium.

[21]  Keiji Takahisa,et al.  SEILA: Soft error immune latch for mitigating multi-node-SEU and local-clock-SET , 2010, 2010 IEEE International Reliability Physics Symposium.

[22]  Kazutoshi Kobayashi,et al.  Dependence of Cell Distance and Well-Contact Density on MCU Rates by Device Simulations and Neutron Experiments in a 65-nm Bulk Process , 2014, IEEE Transactions on Nuclear Science.

[23]  B. L. Bhuva,et al.  Double-pulse-single-event transients in combinational logic , 2011, 2011 International Reliability Physics Symposium.

[24]  S. Narendra,et al.  Measurements and analysis of SER-tolerant latch in a 90-nm dual-V/sub T/ CMOS process , 2004, IEEE Journal of Solid-State Circuits.

[25]  Peter Hazucha,et al.  Characterization of soft errors caused by single event upsets in CMOS processes , 2004, IEEE Transactions on Dependable and Secure Computing.

[26]  Kazutoshi Kobayashi,et al.  Correlations between well potential and SEUs measured by well-potential perturbation detectors in 65nm , 2011, IEEE Asian Solid-State Circuits Conference 2011.

[27]  Hidetoshi Onodera,et al.  Impact of cell distance and well-contact density on neutron-induced Multiple Cell Upsets , 2013, IRPS 2013.

[28]  Taiki Uemura,et al.  Investigation of multi cell upset in sequential logic and validity of redundancy technique , 2011, 2011 IEEE 17th International On-Line Testing Symposium.