A wide-range duty-independent all-digital multiphase clock generator
暂无分享,去创建一个
[1] Chulwoo Kim,et al. A 0.004mm/sup 2/ Portable Multiphase Clock Generator Tile for 1.2GHz RISC Microprocessor , 2006, VLSIC 2006.
[2] Yiu-Fai Chan,et al. A portable digital DLL for high-speed CMOS interface circuits , 1999, IEEE J. Solid State Circuits.
[3] D. Boerstler. A low-jitter PLL clock generator for microprocessors with lock range of 340-612 MHz , 1999, IEEE J. Solid State Circuits.
[4] Muneo Fukaishi,et al. 25.4 2.5GHz 4-phase Clock Generator with Scalable and No Feedback Loop Architecture , 2001 .
[5] Chulwoo Kim,et al. A 0.004mm/sup 2/ Portable Multiphase Clock Generator Tile for 1.2GHz RISC Microprocessor , 2006, 2006 Symposium on VLSI Circuits, 2006. Digest of Technical Papers..
[6] Ching-Che Chung,et al. A new DLL-based approach for all-digital multiphase clock generation , 2004, IEEE Journal of Solid-State Circuits.
[7] A. Alvandpour,et al. A 3.5GHz 32mW 150nm multiphase clock generator for high-performance microprocessors , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..
[8] M. Mitsuishi,et al. A 1.3 cycle lock time, non-PLL/DLL jitter suppression clock multiplier based on direct clock cycle interpolation for "clock on demand" , 2000, 2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056).
[9] Changsik Yoo,et al. Digital delay locked loop with open-loop digital duty cycle corrector for 1.2Gb/s/pin double data rate SDRAM , 2004, Proceedings of the 30th European Solid-State Circuits Conference.