论文信息 - A 3 to 5 V CMOS bandgap voltage reference with novel trimming

A 3 to 5 V CMOS bandgap voltage reference with novel trimming

This paper describes a bandgap voltage reference generator which operates on a 3-5 V power supply and is compatible with a standard n-well digital CMOS process. The simulated output voltage has a .4 mV variation in the operating temperature range of 0/spl deg/C to 90/spl deg/C and the power consumption of the circuit is about 1.5 mW. The circuit is relatively simple as it does not use an operational amplifier and the circuit has an internally regulated voltage supply which improves the power supply rejection ratio. The trimming capability to adjust the resistors is provided with a DAC arrangement of poly overlay on n-well resistors which allows adjustment of the resistor ratios by up to 2%.

S. Gupta | W. Black

[1] G. Nicollini,et al. A CMOS bandgap reference for differential signal processing , 1991 .

[2] A. Abidi,et al. A 50 dB variable gain amplifier using parasitic bipolar transistors in CMOS , 1989 .

[3] R. Pierret. Field effect devices , 1983 .

[4] G. Kovacs,et al. A micromachined low-power temperature-regulated bandgap voltage reference , 1995, Proceedings ISSCC '95 - International Solid-State Circuits Conference.

[5] P.R. Gray,et al. A precision curvature-compensated CMOS bandgap reference , 1983, IEEE Journal of Solid-State Circuits.

[6] E. Vittoz. MOS transistors operated in the lateral bipolar mode and their application in CMOS technology , 1983, IEEE Journal of Solid-State Circuits.

[7] Krishnaswamy Nagaraj,et al. A low supply voltage high PSRR voltage reference in CMOS process , 1995, IEEE J. Solid State Circuits.

[8] S. M. Sze,et al. Physics of semiconductor devices , 1969 .