I/sub DDQ/ test and diagnosis of CMOS circuits

Designers must target realistic faults if they desire high-quality test and diagnosis of CMOS circuits. The authors propose a strategy for generating high-quality I/sub DDQ/ test patterns for bridging faults. They use a standard ATPG tool for stuck-at faults that adapts to target bridging faults via I/sub DDQ/ testing. The authors discuss I/sub DDQ/ test set diagnosis capability and specifically generated vectors that can improve diagnosability, and provide test and diagnosis results for benchmark circuits.

[1]  Joan Figueras,et al.  Test of bridging faults in scan-based sequential circuits , 1994, Proceedings of European Design and Test Conference EDAC-ETC-EUROASIC.

[2]  J. Figueras,et al.  Test generation with high coverages for quiescent current test of bridging faults in combinational circuits , 1993, Proceedings of IEEE International Test Conference - (ITC).

[3]  Wojciech Maly,et al.  CMOS bridging fault detection , 1990, Proceedings. International Test Conference 1990.

[4]  Robert C. Aitken,et al.  Fault Location with Current Monitoring , 1991, 1991, Proceedings. International Test Conference.

[5]  Tracy Larrabee,et al.  Test Pattern Generation for Realistic Bridge Faults in CMOS ICs , 1991, 1991, Proceedings. International Test Conference.

[6]  J.A. Waicukauski,et al.  Failure diagnosis of structured VLSI , 1989, IEEE Design & Test of Computers.

[7]  Robert C. Aitken,et al.  Diagnosis of leakage faults with IDDQ , 1992, J. Electron. Test..

[8]  Scott F. Midkiff,et al.  Test generation for IDDQ testing of bridging faults in CMOS circuits , 1994, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[9]  Sreejit Chakravarty,et al.  Simulation and generation of IDDQ tests for bridging faults in combinational circuits , 1993, VTS.

[10]  Janak H. Patel,et al.  E-PROOFS: A CMOS bridging fault simulator , 1992, 1992 IEEE/ACM International Conference on Computer-Aided Design.

[11]  Wojciech Maly,et al.  Test generation for current testing , 1989, [1989] Proceedings of the 1st European Test Conference.

[12]  Wojciech Maly,et al.  Test generation for current testing (CMOS ICs) , 1990, IEEE Design & Test of Computers.

[13]  Michael D. Ciletti,et al.  QUIETEST: a quiescent current testing methodology for detecting leakage faults , 1990, 1990 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.

[14]  J. Soden,et al.  IC failure analysis: techniques and tools for quality reliability improvement , 1993, Proc. IEEE.

[15]  Irith Pomeranz,et al.  Compact test generation for bridging faults under I/sub DDQ/ testing , 1995, Proceedings 13th IEEE VLSI Test Symposium.

[16]  Janak H. Patel,et al.  Fast and accurate CMOS bridging fault simulation , 1993, Proceedings of IEEE International Test Conference - (ITC).

[17]  Steven D. Millman,et al.  AN ACCURATE BRIDGING FAULT TEST PATTERN GENERATOR , 1991, 1991, Proceedings. International Test Conference.

[18]  W. H. Debany,et al.  Coverage of Node Shorts Using Internal Access and Equivalence Classes , 1993, VLSI Design.

[19]  John Paul Shen,et al.  Inductive Fault Analysis of MOS Integrated Circuits , 1985, IEEE Design & Test of Computers.

[20]  Rosa Rodríguez-Montañés,et al.  Analysis of bridging defects in sequential CMOS circuits and their current testability , 1994, Proceedings of European Design and Test Conference EDAC-ETC-EUROASIC.

[21]  Weitong Chuang,et al.  Circuit-level dictionaries of CMOS bridging faults , 1995, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[22]  Sreejit Chakravarty,et al.  Algorithms for IDDQ measurement based diagnosis of bridging faults , 1992, J. Electron. Test..