SEU tolerant robust memory cell design

The implementation of semiconductor circuits and systems in nano-technology makes it possible to achieve high speed, lower voltage level and smaller area. The unintended and undesirable result of this scaling is that it makes integrated circuits susceptible to soft errors normally caused by alpha particle or neutron hits. These events of radiation strike resulting into bit upsets referred to as single event upsets(SEU), become increasingly of concern for the reliable circuit operation in the field. Storage elements are worst hit by this phenomenon. As we further scale down, there is greater interest in reliability of the circuits and systems, apart from the performance, power and area aspects. In this paper we propose an improved 12T SEU tolerant SRAM cell design. The proposed SRAM cell is economical in terms of area overhead. It is easy to fabricate as compared to earlier designs. Simulation results show that the proposed cell is highly robust, as it does not flip even for a transient pulse with 62 times the Qcrit of a standard 6T SRAM cell.

[1]  Kartik Mohanram,et al.  Tunable Transient Filters for Soft Error Rate Reduction in Combinational Circuits , 2008, 2008 13th European Test Symposium.

[2]  Janak H. Patel,et al.  Latch design for transient pulse tolerance , 1994, Proceedings 1994 IEEE International Conference on Computer Design: VLSI in Computers and Processors.

[3]  A. Ochoa,et al.  A proposed new structure for SEU immunity in SRAM employing drain resistance , 1987, IEEE Electron Device Letters.

[4]  Shubu Mukherjee,et al.  Architecture Design for Soft Errors , 2008 .

[5]  Hideo Ito,et al.  Soft Error Masking Circuit and Latch Using Schmitt Trigger Circuit , 2006, 2006 21st IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems.

[6]  R.C. Baumann,et al.  Radiation-induced soft errors in advanced semiconductor technologies , 2005, IEEE Transactions on Device and Materials Reliability.

[7]  Hideo Ito,et al.  Construction of SEU Tolerant Flip-Flops Allowing Enhanced Scan Delay Fault Testing , 2010, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[8]  Dan Alexandrescu,et al.  Low-Cost Highly-Robust Hardened Cells Using Blocking Feedback Transistors , 2008, 26th IEEE VLSI Test Symposium (vts 2008).

[9]  Yong-Bin Kim,et al.  A novel design technique for soft error hardening of Nanoscale CMOS memory , 2009, 2009 52nd IEEE International Midwest Symposium on Circuits and Systems.

[10]  Kartik Mohanram,et al.  Gate sizing to radiation harden combinational logic , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[11]  Masahiro Fujita,et al.  SEU tolerant SRAM cell , 2011, 2011 12th International Symposium on Quality Electronic Design.

[12]  André DeHon,et al.  Fault Secure Encoder and Decoder for NanoMemory Applications , 2009, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[13]  Jr. Leonard R. Rockett.  An SEU-hardened CMOS data latch design , 1988 .

[14]  G. C. Messenger,et al.  Collection of Charge on Junction Nodes from Ion Tracks , 1982, IEEE Transactions on Nuclear Science.

[15]  Sunil P. Khatri,et al.  A Delay-efficient Radiation-hard Digital Design Approach Using CWSP Elements , 2008, 2008 Design, Automation and Test in Europe.

[16]  Rong Luo,et al.  A New Family of Sequential Elements With Built-in Soft Error Tolerance for Dual-VDD Systems , 2008, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[17]  C P Jain.  Circuit Level Design Approaches for Radiation- Hard Digital Electronics , 2014 .