A robust feedforward compensation scheme for multistage operational transconductance amplifiers with no Miller capacitors

A multistage operational transconductance amplifier with a feedforward compensation scheme which does not use Miller capacitors is introduced. The compensation scheme uses the positive phase shift of left-half-plane (LHP) zeroes caused by the feedforward path to cancel the negative phase shift of poles to achieve a good phase margin. A two-stage path increases further the low frequency gain while a feedforward single-stage amplifier makes the circuit faster. The amplifier bandwidth is not compromised by the absence of the traditional pole-splitting effect of Miller compensation, resulting in a high-gain wideband amplifier. The capacitors of a capacitive amplifier using the proposed techniques can be varied more than a decade without significant settling time degradation. Experimental results for a prototype fabricated in an AMI 0.5-/spl mu/m CMOS process show DC gain of around 90 dB and a 1% settling time of 15 ns for a load capacitor of 12 pF. The power supply used is /spl plusmn/1.25 V.

[1]  Wai Lee,et al.  A five stage chopper stabilized instrumentation amplifier using feedforward compensation , 1998, 1998 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.98CH36215).

[2]  Ron Hogervorst,et al.  A programmable 1.5 V CMOS class-AB operational amplifier with hybrid nested Miller compensation for 120 dB gain and 6 MHz UGF , 1994 .

[3]  Randall L. Geiger,et al.  A new multipath amplifier design technique for enhancing gain without sacrificing bandwidth , 1999, ISCAS'99. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI (Cat. No.99CH36349).

[4]  Johan H. Huijsing,et al.  Frequency Compensation Techniques for Low-Power Operational Amplifiers , 1995 .

[5]  E. Sánchez-Sinencio,et al.  Multistage amplifier topologies with nested Gm-C compensation , 1997, IEEE J. Solid State Circuits.

[6]  D. J. Allstot,et al.  A multistage amplifier technique with embedded frequency compensation , 1999, IEEE J. Solid State Circuits.

[7]  Robert G. Meyer,et al.  Relationship between frequency response and settling time of operational amplifiers , 1974 .

[8]  Ka Nang Leung,et al.  Three-stage large capacitive load amplifier with damping-factor-control frequency compensation , 2000, IEEE Journal of Solid-State Circuits.

[9]  David J. Allstot,et al.  Considerations for fast settling operational amplifiers , 1990 .

[10]  T. Fiez,et al.  Settling time design considerations for SC integrators , 1998, ISCAS '98. Proceedings of the 1998 IEEE International Symposium on Circuits and Systems (Cat. No.98CH36187).

[11]  Johan H. Huijsing,et al.  A 100-MHz 100-dB operational amplifier with multipath nested Miller compensation structure , 1992 .

[12]  E. Sanchez-Sinencio,et al.  A multistage amplifier topology with nested Gm-C compensation for low-voltage application , 1997, 1997 IEEE International Solids-State Circuits Conference. Digest of Technical Papers.

[13]  G. Geelen,et al.  A fast-settling CMOS op amp for SC circuits with 90-dB DC gain , 1990 .