FPGA acceleration for feature based processing applications

Feature based vision applications rely on highly efficient extraction and analysis of features from images to reach satisfactory levels of performance and latency. In this paper, we describe the implementation of an algorithm that combines distributed feature detector (D-HCD) with a rotational invariant feature descriptor (R-HOG). Based on an algorithmic comparison with other feature detectors and descriptors, we show that our algorithms have the lowest error rate for 3D aerial scene matching. We present implementation on a low-cost Zynq FPGA that achieves 15x speedup, 5x reduction in latency over a quad core CPU. Our results show the considerable promise of our proposed implementation for fast and efficient robotic and aerial drone / UAV applications.

[1]  Sek M. Chai,et al.  An Embedded Vision Services Framework for Heterogeneous Accelerators , 2013, 2013 IEEE Conference on Computer Vision and Pattern Recognition Workshops.

[2]  Jin Zhao,et al.  Real-time traffic sign detection using SURF features on FPGA , 2013, 2013 IEEE High Performance Extreme Computing Conference (HPEC).

[3]  Qi Tian,et al.  A survey of recent advances in visual feature detection , 2015, Neurocomputing.

[4]  Carlo Tomasi,et al.  Good features to track , 1994, 1994 Proceedings of IEEE Conference on Computer Vision and Pattern Recognition.

[5]  Shintaro Izumi,et al.  Architectural Study of HOG Feature Extraction Processor for Real-Time Object Detection , 2012, 2012 IEEE Workshop on Signal Processing Systems.