SmartBackup: An Efficient and Reliable Backup Strategy for Solid State Drives with Backup Capacitors
暂无分享,去创建一个
Zili Shao | Yi Wang | Duo Liu | Liyan Qiao | Min Huang
[1] Min Huang,et al. Asymmetric Programming: A Highly Reliable Metadata Allocation Strategy for MLC NAND Flash Memory-Based Sensor Systems , 2014, Sensors.
[2] Tei-Wei Kuo,et al. A reliability enhancement design under the flash translation layer for MLC-based flash-memory storage systems , 2013, TECS.
[3] Nikil D. Dutt,et al. 3D-FlashMap: A physical-location-aware block mapping strategy for 3D NAND flash memory , 2012, 2012 Design, Automation & Test in Europe Conference & Exhibition (DATE).
[4] Zili Shao,et al. MNFTL: An efficient flash translation layer for MLC NAND flash memory storage systems , 2011, 2011 48th ACM/EDAC/IEEE Design Automation Conference (DAC).
[5] Yiran Chen,et al. Utilizing PCM for Energy Optimization in Embedded Systems , 2012, 2012 IEEE Computer Society Annual Symposium on VLSI.
[6] Sanghyuk Jung,et al. Device-level voltage control scheme of MLC NAND flash memory for storage power failure recovery , 2013, 2013 IEEE International Conference on Consumer Electronics (ICCE).
[7] Renhai Chen,et al. DHeating: Dispersed heating repair for self-healing NAND flash memory , 2013, 2013 International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS).
[8] Steven Swanson,et al. Understanding the impact of power loss on flash memory , 2011, 2011 48th ACM/EDAC/IEEE Design Automation Conference (DAC).
[9] Yiran Chen,et al. Voltage Driven Nondestructive Self-Reference Sensing Scheme of Spin-Transfer Torque Memory , 2012, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[10] Zili Shao,et al. A Space Reuse Strategy for Flash Translation Layers in SLC NAND Flash Memory Storage Systems , 2012, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[11] Mark Lillibridge,et al. Understanding the robustness of SSDS under power fault , 2013, FAST.
[12] Meng Wang,et al. RNFTL: a reuse-aware NAND flash translation layer for flash memory , 2010, LCTES '10.
[13] Yiran Chen,et al. Low cost power failure protection for MLC NAND flash storage systems with PRAM/DRAM hybrid buffer , 2013, 2013 Design, Automation & Test in Europe Conference & Exhibition (DATE).
[14] Jianhua Li,et al. Hybrid nonvolatile disk cache for energy-efficient and high-performance systems , 2013, TODE.
[15] Kyu Ho Park,et al. An efficient NAND flash file system for flash memory storage , 2006, IEEE Transactions on Computers.
[16] S. Gerardin,et al. Catastrophic Failure in Highly Scaled Commercial NAND Flash Memories , 2010, IEEE Transactions on Nuclear Science.
[17] Terence Kelly,et al. Failure-atomic msync(): a simple and efficient mechanism for preserving the integrity of durable data , 2013, EuroSys '13.
[18] Yuan Xie. Future memory and interconnect technologies , 2013, 2013 Design, Automation & Test in Europe Conference & Exhibition (DATE).
[19] Aviral Shrivastava,et al. FSAF: File system aware flash translation layer for NAND Flash Memories , 2009, 2009 Design, Automation & Test in Europe Conference & Exhibition.
[20] Jingtong Hu,et al. Unified non-volatile memory and NAND flash memory architecture in smartphones , 2015, The 20th Asia and South Pacific Design Automation Conference.
[21] Jianhua Li,et al. Cooperating Virtual Memory and Write Buffer Management for Flash-Based Storage Systems , 2013, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[22] Naehyuck Chang,et al. Energy and Performance Optimization of Demand Paging With OneNAND Flash , 2008, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[23] Tei-Wei Kuo,et al. A file-system-aware FTL design for flash-memory storage systems , 2009, 2009 Design, Automation & Test in Europe Conference & Exhibition.
[24] Renhai Chen,et al. On-Demand Block-Level Address Mapping in Large-Scale NAND Flash Storage Systems , 2015, IEEE Transactions on Computers.
[25] Tong Zhang,et al. Improving multi-level NAND flash memory storage reliability using concatenated TCM-BCH coding , 2009, GLSVLSI '09.